Modeling, Design and Verification Platform using SystemC AMS - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2014

Modeling, Design and Verification Platform using SystemC AMS

Résumé

This paper proposes a modeling, design and verification platform with a fast sizing and biasing methodology. We introduce a simple and efficient method to implement an interface between nonconservative system level models and their circuit level realizations. Simulation tools such as SystemC AMS and Spice simulators are combined with a sizing and biasing tool. Moreover, a transient simulation method is proposed to simulate nonlinear dynamic behavior of complete mixed-signal systems. A verification testbench is introduced to monitor the effect of circuit-level nonidealities on system-level performances. The proposed platform is used to design and verify a 3-stage 6-bits Pipeline ADC. The simulation results prove the effectiveness of the proposed methodology.
Fichier non déposé

Dates et versions

hal-01217487 , version 1 (19-10-2015)

Identifiants

Citer

Yao Li, Ramy Iskander, Marie-Minerve Louërat. Modeling, Design and Verification Platform using SystemC AMS. 15th International Symposium on Quality Electronic Design, ISQED 2014, Mar 2014, Santa Clara, CA, United States. pp.39-46, ⟨10.1109/ISQED.2014.6783304⟩. ⟨hal-01217487⟩
39 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More