Skip to Main content Skip to Navigation
Conference papers

Enriching UVM in SystemC with AMS extensions for randomization and coverage

Abstract : The Universal Verification Methodology (UVM) is a coverage driven verification approach, which has become the standard for the verification of digital systems. The framework provided by UVM makes it possible to create structured test environments, which facilitates the reuse of verification components and scenarios. However, the UVM library is only available for SystemVerilog, limiting the verification of designs at the register transfer level. Recently, UVM has been made available in SystemC/C++, shifting the focus to system-level verification including analog/mixed-signal functions by using SystemC-AMS. However, UVM itself fully relies on features built directly into the SystemVerilog language necessary for constrained randomization and functional coverage. In this paper we propose an API similar to SystemVerilog that enables randomization and coverage in UVM for SystemC. A special focus is the introduction of continuous distribution functions for the randomization of real-value data types and means to capture these real values for functional coverage. These extensions will allow the creation of coverage-based test environments in SystemC and SystemC-AMS, enabling verification of heterogeneous analog/mixed-signal systems.
Document type :
Conference papers
Complete list of metadata
Contributor : Lip6 Publications Connect in order to contact the contributor
Submitted on : Monday, October 19, 2015 - 11:13:34 AM
Last modification on : Sunday, June 26, 2022 - 9:55:12 AM


  • HAL Id : hal-01217217, version 1


Thilo Vörtler, Thomas Klotz, Karsten Einwich, Yao Li, Zhi Wang, et al.. Enriching UVM in SystemC with AMS extensions for randomization and coverage. Design and Verification Conference and Exhibition (DVCON Europe), Oct 2014, Munich, Germany. ⟨hal-01217217⟩



Record views