Skip to Main content Skip to Navigation
Conference papers

A Structured DC Analysis Methodology for Accurate Verification of Analog Circuits

Abstract : This paper presents a structured DC analysis methodology for analog circuit verification. The electrical simulator, usually executed to perform verification, is here replaced by a nonlinear DC solver based on the analysis bipartite graph. The analysis bipartite graph, associated to a circuit, is a formal representation of the circuit DC behavior. Thus, the analysis bipartite graph evaluation provides transistors currents and internal nodes voltages to meet the Kirchhoff's laws in the circuit. Currents and voltages are computed by dedicated operators using the fixed point iteration algorithm. Computed results accuracy is guaranteed by the standard transistor models used within the operators. The proposed verification methodology is efficiently applied on a folded cascode amplifier with several technologies.
Document type :
Conference papers
Complete list of metadata

https://hal.archives-ouvertes.fr/hal-01215995
Contributor : Lip6 Publications <>
Submitted on : Thursday, October 15, 2015 - 1:56:37 PM
Last modification on : Friday, January 8, 2021 - 5:32:07 PM

Identifiers

Citation

Farakh Javid, Ramy Iskander, Marie-Minerve Louërat, François Durbin. A Structured DC Analysis Methodology for Accurate Verification of Analog Circuits. IEEE International Symposium on Circuits and Systems (ISCAS), May 2013, Beijing, China. pp.2662-2665, ⟨10.1109/ISCAS.2013.6572426⟩. ⟨hal-01215995⟩

Share

Metrics

Record views

157