Challenges for the Parallelization of Loosely Timed SystemC Programs

Abstract : SystemC/TLM models are commonly used in the industry to provide an early SoC simulation environment. The open source implementation of the SystemC simulator is sequential. The standard doesn't impose sequential executions, but makes this choice the easiest by imposing coroutine semantics. With the increasing size and complexity of models, and the multiplication of computation cores on recent machines, the parallelization of SystemC simulations is a major research concern. There have been several proposals for SystemC parallelization, but most of them are limited to cycle-accurate models. In this paper we give an overview of the practices in one industrial context. We explain why loosely timed models are the only viable option in this context. We also show that unfortunately, most of the existing approaches for SystemC parallelization can fundamentally not apply to these models. We support this claim with a set of measurements performed on a platform used in production at STMicroelectronics. This paper both surveys existing techniques and identifies unsolved challenges in the parallelization of SystemC/TLM models.
Type de document :
Communication dans un congrès
IEEE International Symposium on Rapid System Prototyping, Oct 2015, Amsterdam, Netherlands
Liste complète des métadonnées

https://hal.archives-ouvertes.fr/hal-01214891
Contributeur : Denis Becker <>
Soumis le : mardi 13 octobre 2015 - 11:49:37
Dernière modification le : mercredi 25 mai 2016 - 01:07:15

Fichier

paper.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-01214891, version 1

Collections

Relations

Citation

Denis Becker, Matthieu Moy, Jérôme Cornet. Challenges for the Parallelization of Loosely Timed SystemC Programs. IEEE International Symposium on Rapid System Prototyping, Oct 2015, Amsterdam, Netherlands. <hal-01214891>

Partager

Métriques

Consultations de
la notice

177

Téléchargements du document

118