Parallel Image Gradient Extraction Core For FPGA-based Smart Cameras

Luca Maggiani (1, 2) , Cédric Bourrasset (2) , François Berry (2) , Jocelyn Sérot (2) , Matteo Petracca (1) , Paolo Pagano (3) , Claudio Salvadori (1)

1 SSSUP - Scuola Universitaria Superiore Sant'Anna [Pisa]
2 IP - Institut Pascal
3 CNIT c/o Dept. of Electronics & Telecommunications

One of the biggest efforts in designing pervasive Smart Camera Networks (SCNs) is the implementation of complex and computationally intensive computer vision algorithms on resource constrained embedded devices. For low-level processing FPGA devices are excellent candidates because they support massive and fine grain data parallelism with high data throughput. However, if FPGAs offers a way to meet the stringent constraints of real-time execution, their exploitation often require significant algorithmic reformulations. In this paper, we propose a reformulation of a kernel-based gradient computation module specially suited to FPGA implementations. This resulting algorithm operates on-the-fly, without the need of video buffers and delivers a constant throughput. It has been tested and used as the first stage of an application performing extraction of Histograms of Oriented Gradients (HOG). Evaluation shows that its performance and low memory requirement perfectly matches low cost and memory constrained embedded devices.

Mots clés: FPGA; Gradient Extraction; HOG; Smart Camera

Domaines: Electronique; Vision par ordinateur et reconnaissance de formes [cs.CV]; Systèmes embarqués

Luca Maggiani, Cédric Bourrasset, François Berry, Jocelyn Sérot, Matteo Petracca, et al.. Parallel Image Gradient Extraction Core For FPGA-based Smart Cameras. International Conference on Distributed Smart Cameras, ACM, Sep 2015, Seville, Spain. ⟨hal-01199197v2⟩