Signal Integrity-Aware Virtual Prototyping of Field Bus-Based Embedded Systems - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue IEEE Transactions on Components, Packaging and Manufacturing Technology Année : 2013

Signal Integrity-Aware Virtual Prototyping of Field Bus-Based Embedded Systems

Mohamad Dib Alassir
  • Fonction : Auteur
Julien Denoulet
Olivier Romain
Patrick Garda
  • Fonction : Auteur
  • PersonId : 970182

Résumé

In this paper, we introduce a modeling methodology for field bus-based embedded systems that allows dynamic evaluation of their signal integrity characteristics at the virtual prototyping step. Our methodology is based on the following criteria: 1) a signal integrity-aware I/O interface mixed model; 2) a physical model of transmission lines to estimate signal degradation caused by the bus lines; and 3) an ICEM model to estimate the impact of a chip's internal activity on its power voltage or its I/O. Through simulations and experimental validations, we show that our methodology allows functional validation of the design and can also evaluate some low-level effects such as the influence of an embedded software instruction on the voltage drops in the power rails.
Fichier non déposé

Dates et versions

hal-01198897 , version 1 (14-09-2015)

Identifiants

Citer

Mohamad Dib Alassir, Julien Denoulet, Olivier Romain, Patrick Garda. Signal Integrity-Aware Virtual Prototyping of Field Bus-Based Embedded Systems. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2013, 3 (12), pp.2081-2091. ⟨10.1109/TCPMT.2013.2262151⟩. ⟨hal-01198897⟩
61 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More