Skip to Main content Skip to Navigation
New interface
Journal articles

Fault Simulation for Analog Circuits Under Parameter Variations

Abdelhakim Khouas 1 Anne Derieux 1 
1 ASIM - Architecture des Systèmes intégrés et Micro électronique
LIP6 - Laboratoire d'Informatique de Paris 6
Abstract : Analog integrated circuit testing and diagnosis is a very challenging problem. The inaccuracy of measurements, the infinite domain of possible values and the parameter deviations are among the major difficulties. During the process of optimizing production tests, Monte Carlo simulation is often needed due to parameter variations, but because of its expensive computational cost, it becomes the bottleneck of such a process. This paper describes a new technique to reduce the number of simulations required during analog fault simulation. This leads to the optimization of production tests subjected to parameter variations. In Section 1 a review of the state of the art is presented, Section 2 introduces the algorithm and describes the methodology of our approach. The results on CMOS 2-stage opamp and Fifth-order Low-pass switched-capacitor Filter are given in Sections 3 and conclusions in Section 4.
Document type :
Journal articles
Complete list of metadata

https://hal.archives-ouvertes.fr/hal-01197327
Contributor : Lip6 Publications Connect in order to contact the contributor
Submitted on : Friday, September 11, 2015 - 2:53:26 PM
Last modification on : Thursday, August 11, 2022 - 4:04:22 PM

Links full text

Identifiers

Citation

Abdelhakim Khouas, Anne Derieux. Fault Simulation for Analog Circuits Under Parameter Variations. Journal of Electronic Testing: : Theory and Applications, 2000, 16 (3), pp.269-278. ⟨10.1023/A:1008351601024⟩. ⟨hal-01197327⟩

Share

Metrics

Record views

46