Skip to Main content Skip to Navigation
New interface
Journal articles

Hardware implementation of discrete stochastic arithmetic

Roselyne Chotin-Avot 1 Habib Mehrez 1 
1 CIAN - Circuits Intégrés Numériques et Analogiques
LIP6 - Laboratoire d'Informatique de Paris 6
Abstract : In this paper we present a hardware implementation of the Discrete Stochastic Arithmetic (DSA) which is based on CESTAC (Controle et Estimation STochastique des Arrondis de Calculs), a method of controlling round-off errors in floating-point scientific computations. Real-time software implementation of this method suffers from computation bottlenecks. This paper gives a hardware alternative that would significantly accelerate the computation. The proposed architecture is based on a Stochastic Floating-Point Unit (SFPU) which performs discrete stochastic operations. This SFPU has been integrated in a coprocessor, used in a complete System on Chip (SoC).
Document type :
Journal articles
Complete list of metadata
Contributor : Lip6 Publications Connect in order to contact the contributor
Submitted on : Tuesday, September 8, 2015 - 5:49:13 PM
Last modification on : Tuesday, November 16, 2021 - 5:03:26 AM

Links full text



Roselyne Chotin-Avot, Habib Mehrez. Hardware implementation of discrete stochastic arithmetic. Numerical Algorithms, 2004, 37 (1-4), pp.21-33. ⟨10.1023/⟩. ⟨hal-01195967⟩



Record views