R. Jain, A. Mukherjee, and K. Paul, Defect-Aware Design Paradigm for Reconfigurable Architectures, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06), p.6, 2006.
DOI : 10.1109/ISVLSI.2006.32

H. Goel and D. Dance, Yield enhancement challenges for 90 nm and beyond, Advanced Semiconductor Manufacturing Conference and Workshop, 2003 IEEEI/SEMI, pp.262-265, 2003.
DOI : 10.1109/ASMC.2003.1194504

H. Naeimi and A. Dehon, A greedy algorithm for tolerating defective crosspoints in nanoPLA design, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921), pp.49-56, 2004.
DOI : 10.1109/FPT.2004.1393250

N. Campregher, Y. Peter, . Cheung, A. George, M. Constantinides et al., Analysis of yield loss due to random photolithographic defects in the interconnect structure of FPGAs, Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays , FPGA '05, pp.138-148, 2005.
DOI : 10.1145/1046192.1046211

V. Lakamraju and R. Tessier, Tolerating operational faults in cluster-based FPGAs, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays , FPGA '00, pp.187-194, 2000.
DOI : 10.1145/329166.329205

A. Doumar, S. Kaneko, and H. Ito, Defect and fault tolerance FPGAs by shifting the configuration data, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99), pp.377-385, 1999.
DOI : 10.1109/DFTVS.1999.802905

S. Jose and C. Xilinx, Easypath solutions, 2005.

R. Rubin and A. Dehon, Choose-your-own-adventure routing: lightweight load-time defect avoidance [9] Altera Corporation. Apex redundancy, ACM Transactions on Reconfigurable Technology and Systems (TRETS), vol.4, issue.4, p.33, 2005.
DOI : 10.1145/1508128.1508133

D. John and . Corbett-xilinx, The xilinx isolation design flow for fault-tolerant systems, 2012.

A. B. Dhia, S. Ur-rehman, A. Blanchardon, L. Naviner, M. Benabdenbi et al., A defect-tolerant cluster in a mesh sram-based fpga, pp.434-437, 2013.
URL : https://hal.archives-ouvertes.fr/hal-01062073

A. Yu, G. Guy, and . Lemieux, FPGA defect tolerance: impact of granularity., Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005., pp.189-196, 2005.
DOI : 10.1109/FPT.2005.1568545

A. Yu, G. Guy, and . Lemieux, Defect-tolerant fpga switch block and connection block with fine-grain redundancy for yield enhancement, International Conference on Field Programmable Logic and Applications, 2005., pp.255-262, 2005.
DOI : 10.1109/FPL.2005.1515731

E. Amouri, A. Blanchardon, R. Chotin-avot, H. Mehrez, and Z. Marrakchi, Efficient multilevel interconnect topology for cluster-based mesh FPGA architecture, 2013 International Conference on Reconfigurable Computing and FPGAs (ReConFig), 2013.
DOI : 10.1109/ReConFig.2013.6732282
URL : https://hal.archives-ouvertes.fr/hal-00987368

A. Dehon, Reconfigurable architectures for general-purpose computing, 1996.

J. Pistorius and M. Hutton, Placement rent exponent calculation methods, temporal behaviour and FPGA architecture evaluation, Proceedings of the 2003 international workshop on System-level interconnect prediction , SLIP '03, pp.31-38, 2003.
DOI : 10.1145/639929.639936

A. Blanchardon, R. Chotin-avot, H. Mehrez, and E. Amouri, Improve defect tolerance in a cluster of a SRAM-based Mesh of Cluster FPGA using hardware redundancy, 2014 24th International Conference on Field Programmable Logic and Applications (FPL), p.201
DOI : 10.1109/FPL.2014.6927389
URL : https://hal.archives-ouvertes.fr/hal-01162011

A. Yu, G. Guy, and . Lemieux, Defect-tolerant fpga switch block and connection block with fine-grain redundancy for yield enhancement, International Conference on Field Programmable Logic and Applications, 2005., pp.255-262, 2005.
DOI : 10.1109/FPL.2005.1515731

W. Charles and . Slayman, Cache and memory error detection, correction, and reduction techniques for terrestrial servers and workstations, IEEE Transactions on Device and Materials Reliability, vol.5, issue.3, pp.397-404, 2005.

F. Monteiro, J. Stanislaw, H. Piestrak, A. Jaber, and . Dandache, Fault-Secure Interface Between Fault-Tolerant RAM and Transmission Channel Using Systematic Cyclic Codes, 13th IEEE International On-Line Testing Symposium (IOLTS 2007), pp.199-200, 2007.
DOI : 10.1109/IOLTS.2007.32