Impact of defect tolerance techniques on the criticality of a SRAM-based Mesh of Cluster FPGA

Abstract : As device sizes shrink, circuits are increasingly prone to manufacturing defects. One of the future challenges is to find a way to use a maximum of defected manufactured circuits. One possible approach to this growing problem is to add redundancy to propose defect-tolerant architectures. But, hardware redundancy increases area. In this paper, we propose a method to determine the most critical elements in a SRAM-based Mesh of Clusters FPGA and different strategies to locally insert hardware redundancy. Depending on the criticality, using defect tolerance, area and timing metrics, five different strategies are evaluated on the Mesh of Clusters architecture. We show that using these techniques on a Mesh of Clusters architecture permits to tolerate 4 times more defects than classic hardware redundancy techniques applied on industrial mesh FPGA. With local strategies, we obtain a best trade off between the number of defects bypassed (37.95%), the FPGA area overhead (21.84%) and the critical path delay increase (9.65%).
Document type :
Conference papers
Complete list of metadatas

Cited literature [19 references]  Display  Hide  Download

https://hal.sorbonne-universite.fr/hal-01162066
Contributor : Roselyne Chotin <>
Submitted on : Tuesday, June 9, 2015 - 4:20:27 PM
Last modification on : Thursday, March 21, 2019 - 2:17:12 PM
Long-term archiving on : Tuesday, April 25, 2017 - 5:50:24 AM

File

reconfig_2014.pdf
Files produced by the author(s)

Identifiers

Citation

Adrien Blanchardon, Roselyne Chotin-Avot, Habib Mehrez, Emna Amouri. Impact of defect tolerance techniques on the criticality of a SRAM-based Mesh of Cluster FPGA. ReConFig 2014 - International Conference on ReConFigurable Computing and FPGAs, Dec 2014, Cancun, Mexico. pp.1-6, ⟨10.1109/ReConFig.2014.7032508⟩. ⟨hal-01162066⟩

Share

Metrics

Record views

305

Files downloads

281