HAL will be down for maintenance from Friday, June 10 at 4pm through Monday, June 13 at 9am. More information
Skip to Main content Skip to Navigation
Conference papers

Toward a Core Design to Distribute an Execution on a Many-Core Processor

Bernard Goossens 1 David Parello 1 Katarzyna Porada 1 Djallal Rahmoune 1
1 DALI - Digits, Architectures et Logiciels Informatiques
LIRMM - Laboratoire d'Informatique de Robotique et de Microélectronique de Montpellier, UPVD - Université de Perpignan Via Domitia
Abstract : This paper presents a parallel execution model and a many-core processor design to run C programs in parallel. The model automatically builds parallel sections of machine instructions from the run trace. It parallelizes instructions fetches, renamings, executions and retirements. Predictor based fetch is replaced by a fetch-decode-and-partly-execute stage able to compute in-order most of the control instructions. Tomasulo's register renaming is extended to memory with a technique to match consumer/producer pairs. The Reorder Buffer is adapted to allow parallel retirement. The model is presented on a sum reduction example which is also used to give a short analytical evaluation of the model performance potential.
Document type :
Conference papers
Complete list of metadata

Cited literature [13 references]  Display  Hide  Download

Contributor : David Parello Connect in order to contact the contributor
Submitted on : Monday, May 18, 2015 - 1:42:39 PM
Last modification on : Friday, October 22, 2021 - 3:07:35 PM
Long-term archiving on: : Thursday, April 20, 2017 - 1:51:56 AM


Files produced by the author(s)


Distributed under a Creative Commons Attribution 4.0 International License




Bernard Goossens, David Parello, Katarzyna Porada, Djallal Rahmoune. Toward a Core Design to Distribute an Execution on a Many-Core Processor. PaCT: Parallel Computing Technologies, Aug 2015, Petrozavodsk, Russia. pp.390-404, ⟨10.1007/978-3-319-21909-7_38⟩. ⟨hal-01152664⟩



Record views


Files downloads