GEneric COnstraint Development Environment, 2006. ,
OTAWA: An Open Toolbox for Adaptive WCET Analysis, Software Technologies for Future Embedded and Ubiquitous Systems (SEUS), 2010. ,
DOI : 10.1007/978-3-642-16256-5_6
URL : https://hal.archives-ouvertes.fr/hal-01055378
Global Constraint Catalog, 2005. ,
URL : https://hal.archives-ouvertes.fr/hal-00485396
Timed Games for Computing WCET for Pipelined Processors with Caches, 2011 Eleventh International Conference on Application of Concurrency to System Design, 2011. ,
DOI : 10.1109/ACSD.2011.15
METAMOC: Modular execution time analysis using model checking, 10th International Workshop on Worst-Case Execution Time Analysis (WCET), 2010. ,
Describing instruction set processors using nML, Proceedings the European Design and Test Conference. ED&TC 1995, 1995. ,
DOI : 10.1109/EDTC.1995.470354
Fast and efficient cache behavior prediction, 1997. ,
The nml machine description formalism, 1991. ,
0001. Fifo cache analysis for wcet estimation: a quantitative approach, Design, Automation and Test in Europe (DATE), 2013. ,
The Mälardalen WCET benchmarks ? past, present and future, International Workshop on Worst-Case Execution Time Analysis (WCET), 2010. ,
ISDL, Proceedings of the 34th annual conference on Design automation conference , DAC '97, 1997. ,
DOI : 10.1145/266021.266108
Communicating Sequential Processes, 1985. ,
Retargetable code generation based on structural processor descriptions. design automation for embedded systems, Design Automation for Embedded Systems, 1998. ,
Modeling out-of-order processors for WCET analysis. Real-Time Systems, 2006. ,
Performance analysis of embedded software using implicit path enumeration, Design Automation Conference (DAC), 1995. ,
McAiT ??? A Timing Analyzer for Multicore Real-Time Software, International conference on Automated technology for verification and analysis (ATVA), 2011. ,
DOI : 10.1007/978-3-642-24372-1_29
Modeling and validation of pipeline specifications, ACM Transactions on Embedded Computing Systems, vol.3, issue.1, 2004. ,
DOI : 10.1145/972627.972633
Processor description languages: applications and methodologies, chapter 2, 2008. ,
Processor modeling for hardware software codesign, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013), 2000. ,
DOI : 10.1109/ICVD.1999.745137
A versatile generator of instruction set simulators and disassemblers, Proceedings of the 12th international conference on Symposium on Performance Evaluation of Computer & Telecommunication Systems (SPECTS), 2009. ,
A context-parameterized model for static analysis of execution times. Transactions on High- Performance Embedded Architectures and Compilers II, 2009. ,
A framework for static analysis of VHDL code, 7th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis, 2007. ,
Pipeline behavior prediction for superscalar processors by abstract interpretation, Languages, Compilers, and Tools for Embedded Systems (LCTES), 1999. ,
LISPARC: Using an architecture description language approach for modelling an adaptive processor microarchitecture, 7th IEEE International Symposium on Industrial Embedded Systems (SIES'12), 2012. ,
DOI : 10.1109/SIES.2012.6356596
Linear Programming: Foundations and Extensions, Journal of the Operational Research Society, vol.49, issue.1, 1996. ,
DOI : 10.1057/palgrave.jors.2600987
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.111.1824
The worst-case execution-time problem???overview of methods and survey of tools, TECS), 2008. ,
DOI : 10.1145/1347375.1347389