Reactive Embedded Device Driver Synthesis using Logical Timed Models - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2014

Reactive Embedded Device Driver Synthesis using Logical Timed Models

Julien Tanguy
  • Fonction : Auteur correspondant
  • PersonId : 965671

Connectez-vous pour contacter l'auteur
Jean-Luc Béchennec
Mikaël Briday
Olivier-H Roux

Résumé

The critical nature of hard real-time embedded systems leads to an increased usage of Model Based Design to generate a correct-by-construction code from a formal specification. If Model Based Design is widely used at application level, most of the low level code, like the device drivers, remains written by hand. Timed Automata are an appropriate formalism to model real time embedded systems but are not easy to use in practice for two reasons i) both hardware and software timings are difficult to obtain, ii) a complex infrastructure is needed for their implementation. This paper introduces an extension of untimed automata with logical time. The new semantics introduces two new types of actions: delayed action which are possibly avoidable, and ineluctable action which will happen eventually. The controller synthesis problem is adapted to this new semantics. This paper focuses specifically on the reachability problem and gives an algorithm to generate a controller.
Fichier principal
Vignette du fichier
article.pdf (361.96 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01142411 , version 1 (15-04-2015)

Identifiants

Citer

Julien Tanguy, Jean-Luc Béchennec, Mikaël Briday, Olivier-H Roux. Reactive Embedded Device Driver Synthesis using Logical Timed Models. 4th International Conference on Simulation and Modeling Methodologies, Technologies and Applications (SIMULTECH 2014), Aug 2014, Vienne, Austria. ⟨10.5220/0005040101630169⟩. ⟨hal-01142411⟩
208 Consultations
87 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More