Formal Architecture Specification for Time Analysis - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2014

Formal Architecture Specification for Time Analysis

Résumé

WCET calculus is nowadays a must for safety critical systems. As a matter of fact, basic real-time properties rely on accurate timings. Although over the last years, substantial progress has been made in order to get a more precise WCET, we believe that the design of the underlying frameworks deserve more attention. In this paper, we are concerned mainly with two aspects which deal with the modularity of these frameworks. First, we enhance the existing language Sim-nML for describing processors at the instruction level in order to capture modern architecture aspects. Second, we propose a light DSL in order to describe, in a formal prose, architectural aspects related to both the structural aspects as well as to the behavioral aspects.
Fichier principal
Vignette du fichier
Herbegue_12944.pdf (463.88 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01141443 , version 1 (13-04-2015)

Identifiants

Citer

Hajer Herbegue, M Filali, Hugues Cassé. Formal Architecture Specification for Time Analysis. International Conference on Architecture of Computing Systems (ARCS 2014), Feb 2014, Lubeck, Germany. pp.98-110, ⟨10.1007/978-3-319-04891-8_9⟩. ⟨hal-01141443⟩
121 Consultations
138 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More