The eISP low-power and tiny silicon footprint programmable video architecture

Abstract : CMOS sensors are now more and more frequently integrated into popular consumer products. Images from these sensors thus need to be digitally processed for display purposes. To do so, CMOS sensors are associated with dedicated components that keep power consumption low. However, use of dedicated components limits hardware flexibility and prevents updating of image processing algorithms. This paper describes the eISP, a programmable processing architecture that combines enough computational efficiency for 1080p HD video with silicon area and power characteristics suitable for the next generation of mobile phones (lower than 1 mm2 and 500 mW in TSMC 65 nm).
Type de document :
Article dans une revue
Journal of Real-Time Image Processing, Springer Verlag, 2011, 6 (1), pp.33-46. 〈10.1007/s11554-010-0163-8〉
Liste complète des métadonnées

https://hal.archives-ouvertes.fr/hal-01104558
Contributeur : Barthélémy Heyrman <>
Soumis le : samedi 17 janvier 2015 - 13:34:07
Dernière modification le : vendredi 13 avril 2018 - 17:45:13

Lien texte intégral

Identifiants

Collections

Citation

Thevenin Mathieu, Michel Paindavoine, Letellier Laurent, Schmit Renaud, Barthélémy Heyrman. The eISP low-power and tiny silicon footprint programmable video architecture. Journal of Real-Time Image Processing, Springer Verlag, 2011, 6 (1), pp.33-46. 〈10.1007/s11554-010-0163-8〉. 〈hal-01104558〉

Partager

Métriques

Consultations de la notice

161