O. Arndt, D. Becker, C. Banz, and H. Blume, Parallel implementation of real-time semi-global matching on embedded multi-core architectures, 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), 2013.
DOI : 10.1109/SAMOS.2013.6621106

M. Benazouz, O. Marchetti, A. Munier-kordon, and P. Urard, A new approach for minimizing buffer capacities with throughput constraint for embedded system design, ACS/IEEE International Conference on Computer Systems and Applications, AICCSA 2010, 2010.
DOI : 10.1109/AICCSA.2010.5586972
URL : https://hal.archives-ouvertes.fr/hal-01288687

B. Bodin, A. Munier-kordon, and B. De-dinechin, Kperiodic schedules for evaluating the maximum throughput of a synchronous dataflow graph, In: Embedded Computer Systems (SAMOS), 2012.
URL : https://hal.archives-ouvertes.fr/hal-00880624

M. Bouchard, M. Angalovi´cangalovi´c, and A. Hertz, About equivalent interval colorings of weighted graphs, Discrete Applied Mathematics, vol.157, issue.17, 2009.
DOI : 10.1016/j.dam.2009.04.015

J. Boutellier, Quasi-static scheduling for fine-grained embedded multiprocessing, 2009.

K. Desnos, M. Pelcat, J. Nezan, and S. Aridhi, Memory bounds for the distributed execution of a hierarchical Synchronous Data-Flow graph, 2012 International Conference on Embedded Computer Systems (SAMOS), 2012.
DOI : 10.1109/SAMOS.2012.6404170
URL : https://hal.archives-ouvertes.fr/hal-00721335

K. Desnos, M. Pelcat, J. F. Nezan, and S. Aridhi, Pre-and post-scheduling memory allocation strategies on mpsocs, Electronic System Level Synthesis Conference (ES- Lsyn), 2013.
URL : https://hal.archives-ouvertes.fr/hal-00868945

K. Desnos and J. Zhang, Preesm project - stereo matching, 2013.

E. Assad, S. Noura, and H. , Generator of chaotic sequences and corresponding generating system, 2013.
URL : https://hal.archives-ouvertes.fr/hal-00801830

E. Systems-group and T. Eindhoven, Sdf for free (sdf3) (2013) URL http://www.es.ele.tue.nl/sdf3/ 11. Embedded Vision Alliance, .: Embedded vision alliance, 2013.

J. Fabri, Automatic storage optimization, 1979.

S. Fischaber, R. Woods, and J. Mcallister, Soc memory hierarchy derivation from dataflow graphs, Signal Processing Systems, pp.469-4744387593, 2007.

E. D. Greef, F. Catthoor, and H. D. Man, Array placement for storage size reduction in embedded multimedia systems, Proceedings IEEE International Conference on Application-Specific Systems, Architectures and Processors, 1997.
DOI : 10.1109/ASAP.1997.606813

D. S. Johnson, Near-optimal bin packing algorithms, Massachusetts Institute of Technology, 1973.

E. Lee and D. Messerschmitt, Synchronous data flow, Proceedings of the IEEE, vol.75, issue.9, pp.1235-124513876, 1987.
DOI : 10.1109/PROC.1987.13876

E. N. Malamas, E. G. Petrakis, M. Zervakis, L. Petit, and J. D. Legat, A survey on industrial vision systems, applications and tools, Image and Vision Computing, vol.21, issue.2, pp.171-188, 2003.
DOI : 10.1016/S0262-8856(02)00152-X

P. Murthy and S. Bhattacharyya, Shared memory implementations of synchronous dataflow specifications, Europe Conference and Exhibition, 2000.

P. K. Murthy, S. S. Bhattacharyya, and P. R. Ostergård, Memory management for synthesis of DSP software A new algorithm for the maximumweight clique problem, Nordic J. of Computing, vol.23, 2001.

T. M. Parks, Bounded scheduling of process networks, 1995.

M. Pelcat, S. Aridhi, J. Piat, and J. F. Nezan, Physical Layer Multi-Core Prototyping: A Dataflow-Based Approach for LTE eNodeB, 2012.
DOI : 10.1007/978-1-4471-4210-2
URL : https://hal.archives-ouvertes.fr/hal-00739957

M. Pelcat, J. F. Nezan, J. Piat, J. Croizer, and S. Aridhi, A System-Level architecture model for rapid prototyping of heterogeneous multicore embedded systems, DASIP, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00429397

S. Roy, Stereo without epipolar lines: A maximum-flow formulation, International Journal of Computer Vision, vol.34, issue.2/3, pp.147-161, 1999.
DOI : 10.1023/A:1008192004934

S. Sriram and S. S. Bhattacharyya, Embedded Multiprocessors: Scheduling and Synchronization, 2009.
DOI : 10.1201/9781420048025

S. Stuijk, M. Geilen, and T. Basten, Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs, Proceedings of the 43rd annual conference on Design automation , DAC '06, 2006.
DOI : 10.1145/1146909.1147138

R. Szeliski and R. Zabih, An Experimental Comparison of Stereo Algorithms, pp.1-19, 2000.
DOI : 10.1007/3-540-44480-7_1

R. Szymanek and K. Kuchcinski, A constructive algorithm for memory-aware task assignment and scheduling, In: CODES Proceedings, 2001.

F. Urban, M. Raulet, J. F. Nezan, and O. Déforges, Automatic dsp cache memory management and fast prototyping for multiprocessor image applications, 14th European Signal Processing Conference, 2006.
URL : https://hal.archives-ouvertes.fr/hal-00023416

D. Wagner, Handheld augmented reality, 2007.

W. A. Wulf and S. A. Mckee, Hitting the memory wall, ACM SIGARCH Computer Architecture News, vol.23, issue.1, pp.20-24, 1995.
DOI : 10.1145/216585.216588

K. Yamaguchi and S. Masuda, A new exact algorithm for the maximum weight clique problem, 23rd International Conference on Circuit/Systems, Computers and Communications (ITC-CSCC'08), 2008.

J. Zhang, J. F. Nezan, M. Pelcat, and J. G. Cousin, Realtime gpu-based local stereo matching method, Design and Architectures for Signal and Image Processing (DASIP), 2013 Conference on, pp.209-214, 2013.