M. Schenkel, Substrate current effects in smart power ICs, p.14925, 2003.

E. Salman, R. Jakushokas, E. G. Friedman, R. M. Secareanu, and O. L. Hartin, Input port reduction for efficient substrate extraction in large scale IC’s, 2008 IEEE International Symposium on Circuits and Systems, pp.376-394, 2008.
DOI : 10.1109/ISCAS.2008.4541433

J. M. Silva and L. M. Silveria, Issues in parallelizing multigrid-based substrate model extraction and analysis Integrated Circuits and Systems Design, SBCCI 2004. 17th Symposium on, pp.123-130, 2004.

T. Smedes, N. P. Van-der-meijs, A. Van-genderen, P. J. Elias, and R. Vanoppen, Layout Extraction of 3D Models for Interconnect and Substrate Parasitics, Solid State Device Research Conference ESSDERC '95. Proceedings of the 25th European, pp.397-422, 1995.

T. Smedes, N. P. Van-der-meijs, and A. Van-genderen, Extraction of circuit models for substrate cross-talk ICCAD-95, Computer-Aided Design Digest of Technical Papers. IEEE/ACM International Conference on, vol.206, pp.199-204, 1995.

N. K. Verghese, D. J. Allstot, and M. A. Wolfe, Fast parasitic extraction for substrate coupling in mixed-signal ICs, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference, pp.121-122, 1995.
DOI : 10.1109/CICC.1995.518149

C. Stefanucci and P. Buccella, Optimization strategy of numerical simulations applied to EPFL substrate model, 2014 Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES)
DOI : 10.1109/MIXDES.2014.6872212

C. Stefanucci and P. Buccella, Impact of enhanced contact doping on minority carriers diffusion currents, 2014 10th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME)
DOI : 10.1109/PRIME.2014.6872738

P. Buccella and C. Stefanucci, Spice simulation of substrate minority carriers propagation with equivalent electrical circuit, 2014 Proceedings of the 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES), 2014.
DOI : 10.1109/MIXDES.2014.6872215

Y. Moursy, AUTOMICS: A novel approach for substrate modeling for automotive applications, 18th IEEE European Test Symposium, 2013.
URL : https://hal.archives-ouvertes.fr/hal-01078755

F. Lo-conte, J. Sallese, and M. Kayal, Circuit Level Modeling Methodology of Parasitic Substrate Current Injection from a High-Voltage H-bridge at High Temperature, IEEE Transactions on Power Electronics, vol.26, issue.10, pp.2788-2793, 2011.
DOI : 10.1109/TPEL.2011.2119495

F. Lo-conte, J. Sallese, M. Pastre, F. Krummenacher, and M. Kayal, Global Modeling Strategy of Parasitic Coupled Currents Induced by Minority-Carrier Propagation in Semiconductor Substrates, IEEE Transactions on Electron Devices, vol.57, issue.1, pp.263-272, 2010.
DOI : 10.1109/TED.2009.2035025