Low data rate architecture for smart image sensor - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2014

Low data rate architecture for smart image sensor

Résumé

In this paper, we present an innovative smart image sensor architecture based on non-uniform sampling and event-driven asynchronous computing able to drastically decrease the image sensor data flow. The proposed low-power architecture has been designed in order to only extract the relevant image information from the image sensor. Therefore, we completely rethink the sensor architecture including the design of the analog and digital parts: pixel and digital read-out system respectively. However, the proposed architecture is able to drastically reduce the data stream by suppressing the spatial and temporal redundancies that exist in videos. Matlab and VHDL simulations were perform to validate the behavior of the pixel and of the read-out protocol. These simulation results meet our expectations and they validate the proposed ideas. In conclusion, this is a first proposition to reduce the power consumption of smart image sensors, especially in mobiles devices
Fichier non déposé

Dates et versions

hal-01060442 , version 1 (03-09-2014)

Identifiants

  • HAL Id : hal-01060442 , version 1

Citer

A. Darwish, G. Sicard, Laurent Fesquet. Low data rate architecture for smart image sensor. Image Sensors and Imaging Systems, Feb 2014, San Francisco, California, United States. pp.9022-5. ⟨hal-01060442⟩

Collections

UGA CNRS TIMA
345 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More