Optimization of signal processing software for control system implementation, p.IEEE ISIC, 2006. ,
TURNUS: a design exploration framework for dataflow system design Using OpenMP: portable shared memory parallel programming, ISCAS 2013, 2008. ,
Pre-and post-scheduling memory allocation strategies on MP- SoCs, IEEE, 2013. ,
PiMM: Parameterized and Interfaced dataflow Meta-Model for MPSoCs runtime reconfiguration, 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), p.SAMOS XIII, 2013. ,
DOI : 10.1109/SAMOS.2013.6621104
URL : https://hal.archives-ouvertes.fr/hal-00877492
Throughput analysis of synchronous data flow graphs, p.2006, 2006. ,
Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors, Proceedings of the seventh international workshop on Hardware/software codesign , CODES '99, 1999. ,
DOI : 10.1145/301177.301489
From algorithm and architecture specifications to automatic generation of distributed real-time executives: a seamless flow of graphs transformations, First ACM and IEEE International Conference on Formal Methods and Models for Co-Design, 2003. MEMOCODE '03. Proceedings., p.MEMOCODE, 2003. ,
DOI : 10.1109/MEMCOD.2003.1210097
High-performance algorithms for compile-time scheduling of parallel processors, 1997. ,
Physical Layer Multi-Core Prototyping: A Dataflow-Based Approach for LTE eNodeB, 2012. ,
DOI : 10.1007/978-1-4471-4210-2
URL : https://hal.archives-ouvertes.fr/hal-00739957
Embedded multiprocessors: Scheduling and synchronization, 2012. ,
DOI : 10.1201/9781420048025
SDF^3: SDF For Free, Sixth International Conference on Application of Concurrency to System Design (ACSD'06), p.2006, 2006. ,
DOI : 10.1109/ACSD.2006.23
Compilation infrastructure for dataflow programs, INSA de Rennes, 2010. ,
URL : https://hal.archives-ouvertes.fr/tel-00598914