PREESM: A Dataflow-Based Rapid Prototyping Framework for Simplifying Multicore DSP Programming

Abstract : The high performance Digital Signal Processors (DSP) currently manufactured by Texas Instruments are heterogeneous multiprocessor architectures. Programming these architectures is a complex task often reserved to specialized engineers because the bottlenecks of both the algorithm and the architecture need to be deeply understood in order to obtain a fairly parallel execution. The PREESM framework objective is to simplify the programming of multicore DSP systems by building on dataflow programming methods. The current functionalities of this scalable framework cover memory and time analysis, as well as automatic deadlock-free code generation. Several tutorials are provided with the tool for fast initiation of C programmers to multicore DSP programming. This paper demonstrates PREESM capabilities by comparing simulation and execution performances on a stereo matching algorithm prototyped on the TMS320C6678 8-core DSP device.
Liste complète des métadonnées

Cited literature [12 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-01059313
Contributor : Maxime Pelcat <>
Submitted on : Friday, August 29, 2014 - 4:56:07 PM
Last modification on : Thursday, February 7, 2019 - 5:50:23 PM
Document(s) archivé(s) le : Sunday, November 30, 2014 - 11:46:32 AM

File

ederc2014.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-01059313, version 1

Citation

Maxime Pelcat, Karol Desnos, Julien Heulot, Clément Guy, Jean François Nezan, et al.. PREESM: A Dataflow-Based Rapid Prototyping Framework for Simplifying Multicore DSP Programming. EDERC, Sep 2014, Italy. pp.36. ⟨hal-01059313⟩

Share

Metrics

Record views

345

Files downloads

728