A Unique FPGA for the Implementation of Neural Strategies for Identifying Harmonic Distortions
Serge Raoul Naoussi Dzondé, Hervé Berviller, C.-H. Kom, Patrice Wira

To cite this version:

HAL Id: hal-01020802
https://hal.archives-ouvertes.fr/hal-01020802
Submitted on 22 Jul 2014

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
A Unique FPGA for the Implementation of Neural Strategies for Identifying Harmonic Distortions

Serge Raouli Nanouz Dzdé (1), Hervé Berviller(2), Charles Hubert Kom(1), Patrice Wira(3)
(1) Laboratoire d'Electronique, Electrotechnique, Automatique et Télécommunication (L2EAT), University of Douala, P.O. Box 8698, Douala, Cameroon Email: dzdne@yahoo.com
(2) Laboratoire des sciences de l'ingénieur, de l'informatique et de l'imagerie (ICUBE), University of Strasbourg /CNRS - UMR 7163, 23 rue du Lœss, 67037, Strasbourg, France Email: herve.berviller@unistra.fr
(3) Laboratoire Modélisation, Intelligence, Processus, Système (MIPS), Université de Haute Alsace, 4 rue des Frères Lumiére, 68093 Mulhouse, France Email: patrice.wira@uha.fr

Abstract – In this paper, three optimized neural harmonics extraction methods are presented and compared in terms of simulation results, FPGA implementation and practical considerations. Those distortion identification schemes are used in nonlinear loads compensation with Active Power Filters (APF). This optimization is performed in order reduce the number of hardware resources required for digital implementations. The given approaches tend to use only one Adaline and remain powerful even under unbalanced conditions of voltage. In this way, the implementation of all the functionalities of the active filter control has been realized by means of a unique FPGA chip. Moreover, even the most consuming method (i.e., the ITM) uses less than 52% of hardware resources. Even though the mp-q technique (based on the instantaneous reactive power theory) is not the fastest in terms of hardware response time, it stills appear the most powerful for its filtering aptitudes with an experimental source-side current THD of 3.3% after compensation.

I. INTRODUCTION

In order to reduce distortions created by non-linear loads (static rectifiers, adjustable speed drives, DC/AC converters, etc.), the Active Power Filter (APF) is nowadays one of the most powerful solutions. It is therefore used in a distribution power system to avoid serious inherent problems such as transformer overheating, machine vibration, motor failures, higher line losses, etc. The switching actions of power converters result in distorted input currents, which contain a fundamental and some higher order harmonics. Injection of compensation currents in the electrical power supply by means of an APF allows sinusoidal current shape recovery as well as reactive power compensation. In the process of harmonic compensation, detection of load current harmonics is one part, while the generation of compensating harmonic currents by means of converter switching is the other part of APF. Performances of APFs depend on harmonic detection methods for generating current references, current control method, and dynamic characteristics of their power converter circuit. The filtering performances are essentially affected by the current references generation.

Most of the contributions for harmonics extraction were in time domain. For example, the Synchronous Reference Frame (SRF) theory is based on the filtering of DC current components by a low-pass filter in synchronously rotating frame [1]. At the beginning of the 1980s, Instantaneous Reactive Power Theory (IRPT) emerged and is still now one the most powerful technique for distortion identification in power systems. The objective of the IRPT was to find an effective control strategy to compensate three-phase nonlinear loads by means of an APF [2][3].

A lot of recent research work investigates and tries to improve APFs by developing new control laws. In this way, Artificial Neural Networks (ANNs) have been successfully applied in power systems like APF. Indeed, some ANNs-based harmonics detection schemes such as Improved Three-Phase Flow (ITM) and the Modified SRF (MSRF) methods also called TPF for Two-Phase Flow have been discussed in [4][5] with interesting adaptive properties. Another way is an IRPT formulation based on a neural approach which works properly for phase and symmetrical components estimation in power systems perturbed by harmonics, random noise and source voltage sags [6][7]. In [8][9], authors discuss a multiplexing approach focused on the IRPT, and based on a single neural network, i.e., the Adaline. This was motivated by a need for simplicity and flexibility inherent to ANNs-based control strategies, but also to optimize the hardware resources required in digital implementations.

Implementing complex algorithms on reprogrammable devices allows fast time-to-market, enables easy prototyping through Hardware Description Language. Since ANNs in general are inherently parallel architectures, implementing ANNs on Field Programmable Gate Array (FPGA) seems to be an excellent choice due to its aptitudes for parallel processing [10][11][12].

The work presented in this paper gives a comparative study of three recent neural schemes for distortion identification in terms of settling time and filtering capability against load currents fluctuations and unbalanced conditions. These methods are also compared in terms of execution times and
required resources area in case of FPGA implementation. In recent works, the APF control scheme is generally implemented in real time using a Digital Signal Processor (DSP) in a dSPACE board board. Sometimes this board is used in association with an FPGA card in which the current controller which drives the gating signals for the APF inverter is implemented. Another purpose of this work is to show that it is possible to implement all the functionalities of the APF control unit by means of a unique FPGA chip.

The harmonics identification methods are simulated in Matlab/Altera Dsp Builder™. In Section 2, neural methods for reference current generation are investigated and algorithms are introduced. Performances of the methods regarding simulation results and FPGA programming abilities are analyzed in Section 3. Finally, in Section 4, experimental results are presented to confirm those obtained after simulations, and on the other hand to show the feasibility of implementing the whole APF control unit in FPGA as the unique target.

II. ANN-BASED MAJOR DISTORTION IDENTIFICATION APPROACHES

In general, the APF control unit can be decomposed in the following blocks. A first block which has to identify all the present harmonic components and to separate the fundamental component from the other harmonic components which are converted in resulting reference currents. A second block uses these reference currents to re-inject them in real-time into the utility source with opposite phase though a power circuit, i.e. an inverter and an output filter, and a third block which preserves the DC-link voltage at its reference value. The reference currents are issued from an ANN which learning process is done on line. Fig. 1 presents a shunt APF in an electrical power grid. As it is one of the most important block of the APF control unit, this paper discusses three neural methods for generating the reference currents.

A. IRPT based multiplexing approach

The original reference currents generation architecture is made up of three identical ANNs. In [8][9], a simplified structure is proposed which uses only one ANN by a multiplexing technique. Fig. 2 shows the obtained structure which results in optimizing hardware resources consumption. The instantaneous powers \( p \) and \( q \) are calculated from the voltages and currents in \( a\beta \)-frame with (1):

\[
\begin{bmatrix}
  p \\
  q
\end{bmatrix} =
\begin{bmatrix}
  v_a & v_\beta \\
  -v_\beta & v_a
\end{bmatrix}
\begin{bmatrix}
  i_a \\
  i_\beta
\end{bmatrix}
\] 

(1)

Let \( z_i \) be at iteration \( k \) one of the desired instantaneous powers to be learned by the ANN. After a training process, the neural network will estimate its value \( \hat{z}_i \). The corresponding errors \( e_i = z_i - \hat{z}_i \) should be stored in a memory. The learning serves to update the weight \( w_{ij} \) of the neural structure for any input \( x_j \) as illustrated by relation (2):

\[
\begin{bmatrix}
  p \\
  q
\end{bmatrix} =
\begin{bmatrix}
  v_a & v_\beta \\
  -v_\beta & v_a
\end{bmatrix}
\begin{bmatrix}
  i_a \\
  i_\beta
\end{bmatrix}
\] 

(2)

This learning process is based on the Widrow-Hoff algorithm where \( \mu \) is the learning rate (0<\( \mu \)<1), \( \lambda \) is an appropriate constant to ensure a non-zero denominator and \( N \) the number of Adaline inputs.

Finally, the estimated DC component \( \hat{z}_a \) of \( z_i \) is obtained by using the first two elements of the weight vector \( w_{ik} \). \( p_a \) and \( q_a \) are fictitious instantaneous powers obtained from the symmetrical component extraction block. On the other hand, a demultiplexer is used to separate the DC components \( \bar{p} \) and \( \bar{q} \) respectively. AC values of \( p\) and \( q \) (\( \bar{p}, \bar{q} \)) are produced with the harmonic components of the load current. The design is then simplified for area efficient implementation.

In order to compensate the harmonics and instantaneous reactive power, the compensating currents \( i_{refa} \) and \( i_{refb} \) on \( a\beta \) coordinates are calculated by using \( -\bar{p} \) and \( -\bar{q} \) as given in (3):

\[
\begin{bmatrix}
  i_{refa} \\
  i_{refb}
\end{bmatrix} =
\begin{bmatrix}
  v_a & -v_\beta \\
  v_\beta & v_a
\end{bmatrix}
\begin{bmatrix}
  -\bar{p} + p_{dc} \\
  -\bar{q}
\end{bmatrix}
\] 

(3)

\( p_{dc} \) is the added power to achieve the capacitor voltage \( v_{dc} \) regulation, at the DC side of the inverter. The reference compensating currents in the \( a\beta\) coordinates are then obtained with (4):
where \( T_{12} \) is the Concordia matrix.

**B. ITM identification method**

As presented in [4][5], the three-monophase method works directly with the distorted current \( i_L(t) \) and identifies fundamental component \( i_{L1}(t) \), and thus the harmonics \( i_{LH}(t) \) for each phase with two Adalines. By multiplying the load current by \( \sin \omega t \), we obtain the expression (3) which is then represented by one Adaline.

\[
i_L(t) \sin \omega t = \frac{1}{2} (I_{12} - I_{12} \cos 2\omega t + I_{11} \sin 2\omega t) + \frac{1}{2} \sum_{n=2}^{n} (I_{n2} \cos (n-1)\omega t - I_{n2} \cos (n+1)\omega t) + \frac{1}{2} \sum_{n=2}^{n} (I_{n1} \sin (n+1)\omega t - I_{n1} \sin (n-1)\omega t)
\]

\[(3)\]

where \( I_{12} \) is the bias weight of the corresponding Adaline. For the other Adaline, issue from the multiplication of \( i_L(t) \) and \( \cos \omega t \), we obtain the expression (3) which is then represented by one Adaline. By looking more closely at equation (3), it can be noticed that besides the weight \( I_{12}, I_{11} \) can also be determined as the steady state weight corresponding to the input \( \frac{1}{2} \sin 2\omega t \) of the same Adaline. In this way, it is shown that the three-phase harmonics identification can be done with one Adaline per phase.

**C. MSRF method**

The other neural identification method, i.e. the MSRF [4][5] is based on the known SRF technique. This approach relies on an original decomposition of the three-phase currents. These currents are successively converted into the \( \alpha\beta\)- and DQ-spaces with respectively the Concordia and Park transforms. In DQ-space the currents are decomposed in linear expressions, AC components are separated from the DC’s by an Adaline. The AC components represent harmonic currents into the same space. By applying Concordia and Park transforms to those currents, we can finally obtain the three-phase reference currents. With the proposed ANN-based it is then possible to obtain all the reference currents with only one Adaline.

**III. SIMULATION RESULTS AND FPGA IMPLEMENTATION**

Simulations have been made in various utility conditions using Simulink™ with Altera Dsp Builder™ toolbox for different controller configurations. Switching frequency of the inverter is set at 12.5 kHz. Neural reference currents generation associated to a three-phase neural approach for symmetrical components estimation was developed. The instantaneous phase estimation block was added to deal with changing parameter in power grid by obtaining real time reference currents. The current controller based on a neural PI regulator was tested as well as with Bandleess Hysteresis approach [13]. This allows generating phase-opposite the three-phase reference current on the grid to suppress harmonic and compensate reactive power.

Fig. 3 shows simulation results under a 20% unbalanced source voltage (Fig.3a) for mp-q and MSRF methods. The simulation parameters are given below: Source voltage \( (V_{sa}=55V, V_{sb}=40V, V_{sc}=81.6V, f=50Hz) \), Load \( (a \text{rectifier} \text{ and a R-L branch; } R=20\Omega, L=12.5mH) \). All type of non linear loads can be used. Results are shown for inductive loads because they are widely founded in industrial domain. The distorted load current is shown in Fig. 3b) while the source current after compensation corresponds to the waveform of Fig. 3c). This current reveals a THD up to 1.92% for a sampling time of 10µs which corresponds to the mp-q method. Fig. 4 presents waveforms under balanced load with a sudden decrease of load currents amplitude at time 0.08s. During simulations, we obtained the same results for the proposed distortion identification techniques. In addition, Table I shows the settling time and the source-side current THD after compensation. The fastest method is the MSRF with a settling time of 20ms whereas the ITM method is the slowest one with a settling time of 45ms. Moreover, we can there notice that contrary to the other methods, ITM is adequate for single phase systems despite the lack of efficiency under unbalanced source voltage.

Hardware implementation was done on FPGA Stratix II target from the synthesis tool called Quartus™ II. Because of the limited quantity of logics resources available on the target, implementation optimization techniques were necessary for the algorithms. An efficient comparison of hardware resource consumption for different harmonic detection approaches takes also into account particular resources used for calculations. Embedded 9 bits-DSP blocks used to implement multipliers and Arithmetic Look-Up Tables (ALUT), basic cells used in the Quartus® II software for logic synthesis are one of them. As the multiplexing technique were applied to the neural p-q to obtain a more area efficient structure called mp-q, the SRF and the Three Monophase methods have also been simplified to obtain respectively the MSRF and the ITM.
Identification methods techniques. Consequently, none of these identification methods exceeds 52% of the available resources on FPGA, as presented in Table II. The MSRF technique is the less consuming technique. It uses only 21.6% of FPGA calculation resources whereas the mp-q formulation uses 45.3% and the ITM technique 52%. This can be explained by the important number of Adalines used for harmonics detection, i.e. three for the ITM method instead of one for the others.

On the other hand, considering the medium scale FPGA used at a 100 MHz frequency (corresponding to a period of 10ns), we can evaluate the latencies of the basic blocks. By adding them according to the dataflow, we raised latency of each functional module and thereafter the hardware execution time of the whole APF control unit architecture. As shown in Table III, the response time results for the identification methods are presented and compared each other. So, ITM appears to be the fastest technique with a response time of 0.6 µs when the mp-q is the slowest with a value of 1.34 µs. The reason is that the ITM technique is modeled without the symmetrical component extraction unit and the Concordia/Park transformation. In this way, obtained results in unbalanced conditions are not also good as for the others techniques. In all cases, the response times remain very short and this confirms choice of a FPGA target especially in implementing neural based architectures.

### Table III: Response time of the APF control unit architecture evaluation

<table>
<thead>
<tr>
<th>Module</th>
<th>Execution time (µs)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Phase detection</td>
<td>0.27</td>
</tr>
<tr>
<td>Symmetrical component</td>
<td>-</td>
</tr>
<tr>
<td>Concordia/Park transform</td>
<td>0.16</td>
</tr>
<tr>
<td>Dc components</td>
<td>0.12</td>
</tr>
<tr>
<td>Inverse Concordia/park transform</td>
<td>0.14</td>
</tr>
<tr>
<td>Other multipliers</td>
<td>0.14</td>
</tr>
<tr>
<td>Current control</td>
<td>0.07</td>
</tr>
<tr>
<td>Response time</td>
<td>0.76</td>
</tr>
</tbody>
</table>

IV. Experimental Results

As can be seen in Fig. 5, we used an experimental platform including a three-phase APF, a three-phase power supply, a nonlinear load, a computer, and the control unit built from the FPGA board associated with an analog inputs card. The power stage consists of a Semikron SKM 50 GB 123D inverter with insulated-gate bipolar transistor (IGBT) modules. The split capacitor of the DC bus is 4400µF and R-L branches are applied to suppress the filter current ripple. Such a design can operate at a line-to-neutral voltage of 230V rms and 10-kVA power.

APF control unit implementation with a unique FPGA is possible without association with a DSP as it is almost always the case. An auxiliary card is used for assuring acquisition and A/D conversion of the current and voltage signals for the FPGA, and also to amplify the gating signals from 0-3.3V to 0-15V needed by IGBTs. ADCs are simultaneously controlled at a sampling frequency of 5 MHz from the FPGA. The nonlinear load is made up of a diode rectifier and a R-L branch in the DC side. Due to real-time constraints, the switching frequency of the IGBT has been set to 12.5 kHz which is adequate for this application. The system parameters are summarized in Table IV where \( V_s \) is the line source voltage, \( f \) is the system frequency, \( V_{dc} \) is the voltage of the DC bus capacitor \( C_{dc} \), \( R_L \) and \( L_L \) are respectively the filter resistance and inductance, \( f_{sw} \) is the switching frequency, \( R_L \) and \( L_L \) are respectively the load resistance and inductance.

First, experimental study is made for ITM and MSRF harmonics detection methods. Fig. 6 shows the waveforms for balanced and nonlinear load. These waveforms are obtained after reducing the 230V source voltage by a transformer. The source voltage, the load current, the compensating current and

### Table II: Evaluation of resource consumption for the identification methods

<table>
<thead>
<tr>
<th>Resources</th>
<th>Available</th>
<th>FPGA resources in %</th>
</tr>
</thead>
<tbody>
<tr>
<td>ALUT</td>
<td>143,520</td>
<td>4%</td>
</tr>
<tr>
<td>Memory (RAM)</td>
<td>9,383,040</td>
<td>24%</td>
</tr>
<tr>
<td>8-bits DSP</td>
<td>768</td>
<td>100%</td>
</tr>
<tr>
<td>Register blocks</td>
<td>147,818</td>
<td>0%</td>
</tr>
<tr>
<td>Pins</td>
<td>783</td>
<td>0%</td>
</tr>
<tr>
<td>PLL</td>
<td>12</td>
<td>0%</td>
</tr>
<tr>
<td>Average (RAM+DSP+ALUT)</td>
<td>21.6%</td>
<td>0%</td>
</tr>
<tr>
<td>(consumption)</td>
<td></td>
<td>52%</td>
</tr>
<tr>
<td></td>
<td></td>
<td>41.33%</td>
</tr>
</tbody>
</table>

### Table IV. System parameters

<table>
<thead>
<tr>
<th>Power source</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_s, f )</td>
<td>40V, 50Hz</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Active power filter</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{dc}, C_{dc} )</td>
<td>85V, 4400µF</td>
</tr>
<tr>
<td>( R_L, L_L )</td>
<td>5Ω, 5.8mH</td>
</tr>
<tr>
<td>( f_{sw} )</td>
<td>12.5Khz</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Non linear load</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>( R_L, L_L )</td>
<td>20Ω, 15.4mH</td>
</tr>
</tbody>
</table>
the source-side current after compensation are shown in top-to-bottom order. Harmonics spectra of the compensated source current and load current are represented in Fig. 7. We can see that all harmonic components are cancelled to obtain good sinusoidal source currents in phase with the voltage signal so as to correct the power factor of the supply current near to unity. It can also be seen from Fig. 8 that the designed adaptive shunt APF can adapt to a change in the non-linear load current. When non linear load values change from ($R_1=20\Omega$, $L_1=15.4\,\text{mH}$) to ($R_1=6.55\,\text{Ω}$, $L_1=20\,\text{mH}$), we still obtain good filtering performance. The reference current waveforms extracted from the load current are quite similar for the different methods especially in balanced conditions (mp-q, MSRF and ITM). Table V shows the THD of the source-side current after the APF compensation for an initial THD of 30%. The best result is obtained for the mp-q.
method with a THD of 3.3%. All the THD values, even the one for the ITM method can be significantly reduced by choosing an APF output filter of third order to fit the source current inside the distortion bounds set at 5% by the standards. The results have confirmed very good performance in terms of waveform quality and response time.

V. CONCLUSION

Experimental results of distortions compensation through the APF have been presented and confirm those obtained after simulation in various utility conditions. The APF control unit was implemented on a unique target, i.e. a FPGA Stratix II available on a development board which worked in simulation in various utility conditions. The APF control unit with only neural networks is an interesting issue.

Although other methods for the control of APF are widely known, the hardware implementation of the whole APF control unit with only neural networks is an interesting issue.

The use of FPGA target for such applications certainly improves the global performances due to its aptitudes for parallel processing.

REFERENCES


| Table V. THD of the grid current under sinusoidal voltage conditions after the connection of the APF |
|-----------------|-----------------|
| Harmonics extraction method | THD after compensation |
| mp-q            | 3.3%            |
| ITM             | 7%              |
| MSRF            | 6%              |

Fig. 8. Experimental results for the mp-q method - 1) three-phase load current 2) Single phase reference current, 3) source-side current after compensation.