D. Mcgrew and J. Viega, The Security and Performance of the Galois/Counter Mode (GCM) of Operation, Progress in Cryptology-INDOCRYPT, pp.377-413, 2005.
DOI : 10.1007/978-3-540-30556-9_27

L. Henzen and W. Fichtner, FPGA parallel-pipelined AES-GCM core for 100G Ethernet applications, 2010 Proceedings of ESSCIRC, pp.202-205, 2010.
DOI : 10.1109/ESSCIRC.2010.5619894

A. Satoh, T. Sugawara, and T. Aoki, High-Speed Pipelined Hardware Architecture for Galois Counter Mode, Information Security, pp.118-129, 2007.
DOI : 10.1007/978-3-540-75496-1_8

G. Zhou, H. Michalik, and L. Hinsenkamp, Efficient and High-Throughput Implementations of AES-GCM on FPGAs, 2007 International Conference on Field-Programmable Technology, pp.185-192, 2007.
DOI : 10.1109/FPT.2007.4439248

G. Zhou and H. Michalik, Improving Throughput of AES-GCM with Pipelined Karatsuba Multipliers on FPGAs, Reconfigurable Computing: Architectures, Tools and Applications, pp.193-203, 2009.
DOI : 10.1007/978-3-540-75496-1_8

J. Crenne, P. Cotret, G. Gogniat, R. Tessier, and J. Diguet, Efficient key-dependent message authentication in reconfigurable hardware, 2011 International Conference on Field-Programmable Technology, pp.1-6, 2011.
DOI : 10.1109/FPT.2011.6132722
URL : https://hal.archives-ouvertes.fr/hal-00671191

J. Wang, G. Shou, Y. Hu, and Z. Guo, High-Speed Architectures for GHASH Based on Efficient Bit-Parallel Multipliers, IEEE International Conference on Wireless Communications, Networking and Information Security (WCNIS), pp.582-586, 2010.

J. Huo, G. Shou, Y. Hu, and Z. Guo, The Design and FPGA Implementation of GF (2?1282?128) Multiplier for GHASH, International Conference on Networks Security, Wireless Communications and Trusted Computing, NSWCTC'09, pp.554-557, 2009.

Y. Lu, G. Shou, Y. Hu, and Z. Guo, The Research and Efficient FPGA Implementation of Ghash Core for GMAC, 2009 International Conference on E-Business and Information System Security, pp.9-10, 2009.
DOI : 10.1109/EBISS.2009.5138125

W. H. Chen, Z. Liu, and A. , Design and Efficient FPGA Implementation of GHASH Core for, International Conference on Computational Intelligence and Software Engineering, pp.1-4, 2010.

A. Reyhani-masoleh and M. Hasan, Low complexity bit parallel architectures for polynomial basis multiplication over GF(2m), IEEE Transactions on Computers, vol.53, issue.8, pp.945-959, 2004.
DOI : 10.1109/TC.2004.47