C. Kao, Benefits of Partial Reconfiguration, Xcell Journal, vol.55, pp.65-67, 2005.

K. Paulsson, M. Hübner, S. Bayar, and J. Becker, Exploitation of Run- Time Partial Reconfiguration for Dynamic Power Management in Xilinx Spartan III-based Systems, International Conference on Field Programmable Logic and Applications (FPL), pp.699-700, 2008.

S. Guccione, D. Levi, and P. Sundararajan, JBits: A Java-based interface for reconfigurable computing, 2nd Annual Military and Aerospace Applications of Programmable Devices and Technologies Conference (MAPLD), 1999.

P. Manet, D. Maufroid, L. Tosi, G. Gailliard, O. Mulertt et al., An Evaluation of Dynamic Partial Reconfiguration for Signal and Image Processing in Professional Electronics Applications, EURASIP Journal on Embedded Systems, vol.2005, issue.55, pp.20081-111, 2008.
DOI : 10.1109/JSSC.2007.909344

K. Compton and S. Hauck, Reconfigurable computing: a survey of systems and software, ACM Computing Surveys, vol.34, issue.2, pp.171-210, 2002.
DOI : 10.1145/508352.508353

R. Tessier and W. Burleson, Reconfigurable computing for digital signal processing: A survey, The Journal of VLSI Signal Processing, vol.28, issue.1/2, pp.7-27, 2001.
DOI : 10.1023/A:1008155020711

A. A. Sohanghpurwala, P. Athanas, T. Frangieh, and A. Wood, OpenPR: An Open-Source Partial-Reconfiguration Toolkit for Xilinx FPGAs, 2011 IEEE International Symposium on Parallel and Distributed Processing Workshops and Phd Forum, pp.228-235, 2011.
DOI : 10.1109/IPDPS.2011.146

. Altera, Increasing Design Functionality with Partial and Dynamic Reconfiguration in 28-nm FPGAs, 2010.

K. Bazargan, R. Kastner, and M. Sarrafzadeh, 3-D floorplanning: simulated annealing and greedy placement methods for reconfigurable computing systems, Proceedings Tenth IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype (Cat. No.PR00246), 1999.
DOI : 10.1109/IWRSP.1999.779029

L. Singhal and E. Bozorgzadeh, Multi-layer floorplanning for reconfigurable designs, IET Computers & Digital Techniques, vol.1, issue.4, pp.276-294, 2007.
DOI : 10.1049/iet-cdt:20070012

A. Montone, M. D. Santambrogio, F. Redaelli, and D. Sciuto, Floorplacement for Partial Reconfigurable FPGA-Based Systems, International Journal of Reconfigurable Computing, vol.15, issue.12, pp.20111-20113, 2011.
DOI : 10.1109/TCAD.2009.2015739

P. Banerjee, M. Sangtani, and S. Sur-kolay, Floorplanning for Partial Reconfiguration in FPGAs, 2009 22nd International Conference on VLSI Design, pp.125-130, 2009.
DOI : 10.1109/VLSI.Design.2009.36

K. Vipin and S. A. Fahmy, Architecture-Aware Reconfiguration-Centric Floorplanning for Partial Reconfiguration, Proceedings of the 8th International Symposium on Applied Reconfigurable Computing (ARC), pp.13-25, 2012.
DOI : 10.1049/iet-cdt:20070012

K. Vipin and S. A. Fahmy, Efficient region allocation for adaptive partial reconfiguration, 2011 International Conference on Field-Programmable Technology, 2011.
DOI : 10.1109/FPT.2011.6133248

N. Marques, H. Rabah, E. Dabellani, S. Eric, and . Weber, Partially reconfigurable entropy encoder for multi standards video adaptation, 2011 IEEE 15th International Symposium on Consumer Electronics (ISCE), pp.492-496, 2011.
DOI : 10.1109/ISCE.2011.5973879
URL : https://hal.archives-ouvertes.fr/hal-00649150

F. Duhem, F. Muller, and P. Lorenzini, Reconfiguration time overhead on field programmable gate arrays: reduction and cost model, IET Computers & Digital Techniques, vol.6, issue.2, pp.105-113, 2012.
DOI : 10.1049/iet-cdt.2011.0033

F. Duhem, F. Muller, and P. Lorenzini, FaRM: Fast Reconfiguration Manager for Reducing Reconfiguration Time Overhead on FPGA, Reconfigurable Computing: Architectures, Tools and Applications, pp.253-260, 2011.
DOI : 10.1007/978-3-642-19475-7_26
URL : https://hal.archives-ouvertes.fr/hal-00662158

F. Duhem, F. Muller, and P. Lorenzini, Methodology for designing partially reconfigurable systems using transaction-level modeling, Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP), pp.316-322, 2011.
DOI : 10.1109/DASIP.2011.6136897
URL : https://hal.archives-ouvertes.fr/hal-00662439