Lessons Learned from Low-Frequency Noise Studies on Fully Depleted UTBOX Silicon-on-Insulator nMOSFETs

E. Simoen^a, M. Aoulaiche^a, S. D. dos Santos^b, J.A. Martino^b, V. Strobel^c, B. Cretu^c, J.-M. Routoure^c, R. Carin^c, A. Rodríguez Luque^d, J.A. Jiménez Tajada^d and C. Claeys^{a,e}

^a Imec, Kapeldreef 75, B-3001 Leuven, Belgium

^b LSI/PSI/USP – University of São Paulo, Brazil

^c GREYC/ENSICAEN/CNRS UMR 6072/ Université de Caen – Basse Normandie, France

^d Universidad de Granada : Departamento de Electrónica y Tecnología de los Computadores, Facultad de Ciencias, Granada, Spain

^e also at EE Depart. KU Leuven, Kasteelpark Arenberg 10, B-3001 Leuven, Belgium

The low-frequency (LF) noise behavior of Fully Depleted (FD) Ultrathin Buried Oxide (UTBOX) Silicon-on-Insulator (SOI) nMOSFETs is described from the perspective of the three major noise sources: 1/f-like or flicker noise, associated with carrier trapping/detrapping in the gate oxide; Generation-Recombination (GR) noise due to processing-induced defects in the thin silicon film and single-oxide-trap-related Random Telegraph Noise (RTN). The fully depleted nature of the thin silicon films (<20 nm) offers the unique opportunity to study and demonstrate the front-back coupling of the 1/f noise. At the same time, a large variability is induced in the noise magnitude by the Lorentzian noise, associated with GR events through defects in the silicon film. A method to discriminate oxide- from film-defects related Lorentzian noise is pointed out. Finally, the implications for future fully depleted fin-type of devices will also be discussed.

Introduction

As device dimensions in Complementary Metal-Oxide-Semiconductor (CMOS) technology scale further down along the roadmap, variability of the main static parameters, like the threshold voltage V_T becomes a big issue, threatening the proper functioning of logic and memory circuits (1-3). One of the main contributors to the variability in planar bulk technologies are the Random Dopant Fluctuations (RDF), which find their root cause in the random nature of ion implantation, used for engineering the channel doping concentration and, hence, the V_T . This can be largely avoided by going over to a fully depleted (FD) Silicon-on-Insulator (SOI) or a multiple-gate fin-type of platform, where a natural-doped silicon layer is used instead (4,5). Non-intentionally doped FD Ultra-thin Buried Oxide (UTBOX) SOI offers several advantages from a viewpoint of the suppression of dopant-related variability and short-channel effects (5). There is also interest in using such devices as capacitorless 1-transistor (1T) floating-body RAM (1T-FBRAM) cells (6,7). For the latter applications, charge retention is one of the critical parameters, requiring a tight control of defect-related carrier generation and recombination (GR). One of the techniques which lends itself nicely to this purpose is low-frequency (LF) noise spectroscopy, which can reveal GR centers in the gate

dielectric or the silicon film (8,9). Three main types of low-frequency noise can be distinguished, namely, 1/f-like or flicker noise, GR noise and Random Telegraph Noise (RTN). Each of these three noise sources will be discussed here for UTBOX SOI nMOSFETs,

Another well-known source of dynamic fluctuations appears at the horizon, which is related to the occurrence of Random Telegraph Noise (RTN) in small-area transistors (10-13). In the past, RTN was only relevant for analog and mixed signal applications but currently it can become problematic even for deeply scaled logic and memory applications as well (3,14,15). The origin of RTN is related to charge capture and emission by a single trap, residing generally in the gate dielectric of a MOS device (10). Ample evidence has been presented that the corresponding normalized amplitude of the drain current fluctuation ($\Delta I_D/I_D$) can range over several orders of magnitude (16-21). While this wide variation was puzzling at first, it has become clear that it can be understood in the frame of a non-uniform filamentary channel, defined by the random location of dopant atoms and fixed oxide charges, with a trap in its neighborhood (1-3,18,19). In this picture, the spread in RTN amplitude is mainly defined by the trap position with respect to the non-uniform potential landscape of the channel.

Here, it will be demonstrated that for thin-film, fully depleted transistors, e.g., FD SOI or narrow fin-type of devices (bulk or SOI FinFETs) there is an alternative source of variability of RTN - or in general Lorentzian Generation-Recombination (GR) noise - which is associated with the energy level position of a GR center in the silicon film. It is shown that this is related to the fact that in FD structures, the quasi Fermi level for electrons E_{Fn} can be easily swept over a large portion of the band gap by the front and/or back-gate voltage, so that its relative position with respect to the trap level E_T can change significantly. This gives rise to a Lorentzian noise amplitude which may vary over more than a decade. This sensitivity to voltage variations helps to understand the device-to-device variation in the current noise power spectral density (PSD) at the same biasing condition. This will be illustrated here for nMOSFETs made in UTBOX SOI wafers. If at the same time, a thin silicon film is used, coupling effects between the front and the back or buried interface start to play (22). As is shown here, for a $t_{Si} < 20$ nm, coupling in the LF noise (and in particular in the 1/f noise) becomes observable (23,24). A procedure to derive the correct front-channel noise PSD will be proposed.

Experimental details

The FD SOI nMOSFETs studied have been fabricated on SOI substrates with nominally 10 nm BOX and 20 or 10 nm Si film thickness (t_{Si}). Transmission Electron Microscopy (TEM) reveals that the actual values for the short-channel devices studied are closer to 18 nm (BOX) and 14 and 6 nm for t_{Si} . A cross-section micrograph is depicted in Fig. 1, indicating the main device dimensions. Different types of gate stack have been investigated with 5 nm thermal SiO₂ (t_{ox}) as the reference, but also HfO₂-based high-k devices have been analyzed. Processing splits with or without extensions have been compared, whereby extensionless structures may offer a higher retention time (6). The device width $W=1$ μ m and different effective lengths (105 nm or 69 nm) were studied. Noise measurements have been mainly performed in linear operation ($V_{DS}=0.05$ V) and with the back-gate grounded. The front gate voltage (V_{GS}) was stepped from weak to

strong inversion in 50 or 100 mV steps. Also noise in the back channel was measured with the front gate at 0 V. In a few cases, corresponding with $t_{Si}=14$ nm, the noise in the front (back) channel was evaluated with the opposite interface biased in accumulation.

Figure 1. Transmission Electron Microscopy cross-section of a 69 nm long UTBOX nMOSFET with a 14 nm Si film and 18 nm BOX thickness.

Flicker noise and coupling

Typical front-channel noise spectra of the current noise PSD S_I versus frequency f exhibit both $1/f$ -like noise and Lorentzian noise, like in Fig. 2. The observed $1/f$ -like noise is dominated by number fluctuations, i.e., it originates from trapping in the gate oxide, both for the front-gate and back-gate noise PSD (24). This is illustrated by Fig. 3, representing the normalized current PSD (S_I/I_D^2) versus I_D in linear operation and comparing it with $(g_m/I_D)^2$. As can be seen, both functions are proportional to it other, with a plateau in weak inversion. This is a fingerprint of the Δn or number fluctuations origin of the $1/f$ noise (25,26). The presence of the Lorentzian noise at higher frequencies in Fig. 2 may also indicate noise due to traps in the gate oxide.

The fact that the flicker noise is due to trapping implies that a density of oxide traps N_{ot} can be extracted from the input-referred voltage noise PSD ($S_{VG}=S_I/g_m^2$) at flat band voltage (V_{FB}), according to (25,26):

$$S_{VFB1,2} = \frac{q^2 k T \lambda N_{ot1,2}}{f^\gamma W L C_{ox1,2}^2} \quad [1]$$

with q the elementary charge, WL the device effective width times effective length, γ the frequency exponent (~ 1), k Boltzmann's constant, T the absolute temperature and λ the electron tunneling depth in the gate dielectric (~ 0.1 nm for SiO_2). C_{ox} is the oxide capacitance density of the front (subscript 1) and the back (subscript 2) interface. However, in the case of thin-film fully depleted SOI, the front-channel noise PSD will be affected by coupling to the noise at the back-channel (22,27), giving rise to:

Fig. 2. Low-frequency noise spectra around V_T for a $1 \mu\text{m} \times 0.105 \mu\text{m}$ UTBOX SOI nMOSFET, exhibiting flicker noise around 10 Hz. The back-gate is at 0 V in depletion. The drain voltage $V_{DS}=0.05$ V in linear operation.

Fig. 3. Normalized current noise PSD at 25 Hz versus drain current and $(g_m/I_D)^2$ versus I_D in linear operation ($V_{DS}=0.05$ V) for a $1 \mu\text{m} \times 0.105 \mu\text{m}$ UTBOX SOI nMOSFET.

$$S_I^{dep} \approx S_I^{acc} \left(1 + \alpha^2 \frac{C_{ox,1}^2 N_{it,2}}{C_{ox,2}^2 N_{it,1}} \right) \quad [2]$$

with α corresponding with:

$$\alpha = \frac{C_{Si} C_{ox,2}}{C_{ox,1} (C_{ox,2} + C_{Si} + C_{it,2})} \quad [3]$$

In Eq. [3], C_{Si} is the capacitance density of the silicon film ($=\epsilon_0\epsilon_{Si}/t_{Si}$; ϵ_0 the permittivity of vacuum and ϵ_{Si} the dielectric constant of silicon). In case the back-interface state density $C_{it,2}$ can be neglected, Eq. [3] can be simplified to:

$$\alpha = \frac{C_{Si}}{C_{ox,1}(1 + \frac{C_{Si}}{C_{ox,2}})} \quad [4]$$

In Eq. [2], S_I^{dep} and S_I^{acc} are the current noise PSD with the back interface in depletion or in accumulation. In case the back (or front) interface can be biased in accumulation, the fluctuations by back (front) oxide traps can be screened completely, so that only the noise due to traps at the front (or back) interface will be measured, enabling a correct extraction of N_{ot} , using Eq. [1]. In case of ultra-thin films, where the back interface cannot be accumulated, Eq. [2] predicts that the measured noise at the front will be higher due to the effect of the back oxide traps. In case the trap density is the same, the enhancement factor will be $\alpha^2 t_{ox,2}^2 / t_{ox,1}^2$.

Figure 4 represents the S_{VG} at flat-band for the back channel versus the front-channel $1/f$ noise PSD for a number of 69 nm UTBOX nMOSFETs with $t_{Si} \sim 14$ nm and $t_{ox} = 5$ nm. In both cases, the channel noise was measured with the opposite interface at 0 V, thus in depletion. The dashed line represents a linear fit corresponding with a slope of 8.5 (24), which is smaller than the anticipated ratio of ~ 13 for equal trap densities $N_{ot,1} = N_{ot,2}$. This points to the impact of the front-back coupling, on the one hand and a difference in oxide trap density, on the other. In this case, a correct evaluation of N_{ot} is possible by measuring the noise with the opposite interface in accumulation. Typical trap densities are in the range $2 \times 10^{16} \text{ cm}^{-3} \text{ eV}^{-1}$ to $2 \times 10^{17} \text{ cm}^{-3} \text{ eV}^{-1}$ for the front and $2 \times 10^{16} \text{ cm}^{-3} \text{ eV}^{-1}$ to $1.3 \times 10^{17} \text{ eV}^{-1} \text{ cm}^{-3}$ for the back channel (24). Given the rather similar N_{ot} values for both oxides, the difference can be mainly ascribed to the coupling factor α . Assuming that $S_I^{acc} = t_{ox,1}^2 / t_{ox,2}^2 S_{I,2}$ and that $S_{I,2}$ corresponds to the measured back-gate spectral density at $V_{GS} = 0$ V, a coupling factor of 0.2 is derived, which is close to the theoretical value of 0.221 in this case.

Fig. 4. Back- versus front-channel average input-referred noise PSD at flatband ($V_{GS} \sim V_T$), $f = 25$ Hz and $V_{DS} = 50$ mV for a set of $1 \mu\text{m} \times 69$ nm UTBOX nMOSFETs with $t_{Si} \sim 14$ nm and $t_{SiO_2} = 5$ nm.

In case of the 6 nm film transistors, it is difficult to bias the back gate into accumulation. In that case, the coupling effect has to be accounted for both in the front and the back-channel noise (24,28,29).

GR noise and noise variability

As shown in Fig. 1, excess GR noise, giving rise to a gate-voltage dependent Lorentzian spectrum can be found at higher frequencies. In some devices, on the other hand, GR noise also dominates at low frequencies, overwhelming the $1/f$ noise (Fig. 5). The high magnitude of this GR noise gives rise to a strong device-to-device variation in the LF noise PSD, as shown in Fig. 6: the normalized current noise PSD of similar UTBOX SOI nMOSFETs at a frequency $f=25$ Hz can vary over more than two decades at low drain currents I_D . Two groups of devices can be distinguished in Fig. 6: one with the lower PSD and corresponding with a $1/f^{\gamma}$ spectrum at low frequencies in Fig. 1 ($\gamma \sim 1$) and a second set of devices, exhibiting a pronounced Lorentzian GR noise at low f (Fig. 5). Comparing Figs 1 and 5, it is clear that the excess GR noise is responsible for the one to two decades higher PSD observed in Fig. 6.

Fig. 5. Low-frequency noise spectra around V_T for a $1 \mu\text{m} \times 0.105 \mu\text{m}$ UTBOX SOI nMOSFET, exhibiting generation-recombination noise around 10 Hz.

First, the origin of the excess GR noise in Fig. 5 has to be established. It is clear that the main parameters of the Lorentzian around 10 Hz in Fig. 5, namely, the plateau amplitude $S_I(0)$ and the corner frequency (f_0) are fairly independent on the front gate voltage V_{GS} . This has been used in the past as an argument to ascribe the underlying trap centers as residing in the silicon depletion region in partially depleted or bulk MOSFETs, when they are operated in strong inversion (8,9,30). Another argument in favor of this assignment is the fact that very similar Lorentzian noise is observed in the front and back-channel operation of the thin-film UTBOX nMOSFET (24). Since the same Lorentzian is observed in the front- and back-channel current noise, its origin should be common to both, i.e., the fully depleted silicon film. If it would correspond to a gate

oxide trap, than the GR noise should only be present in the spectrum of the front or the back channel.

Fig. 6. Normalized noise current spectral density versus drain current at $f=25$ Hz and in linear operation for a set of FD SOI nMOSFETs, aligned across the vertical diameter in the center of an UTBOX wafer.

More recently, this interpretation of the gate-bias dependence of Lorentzian noise in has been challenged for FD SOI nMOSFETs (31,32). Based on an extension of the classical model for GR noise in the depletion region of a MOSFET (30,33), it has been shown that the Lorentzian parameters for a deep level center, which may exist in FD SOI or narrow FinFET type of structures, can show a strong variation with gate bias for a trap in a fully depleted Si layer. The model for the GR noise considers a PSD described by (30-33):

$$S_{I_d}(f) = \frac{\overline{\delta I_d^2}}{\Delta f} = \frac{4q^2Z}{L^2} \int_{x=0}^L (\mu_{n,eff} R F(x))^2 \times \int_{y=0}^{y_{max}} N_T \left(1 - \frac{y}{y_{max}}\right)^2 \frac{f_t(1-f_t)\tau}{1 + (2\pi f\tau)^2} dx dy \quad [5]$$

In Eq. [5], f_t is the Fermi function, defining the electron occupation of the trap level E_T , with concentration N_T and electron capture cross section σ_n . Z and L are the transistor width and length, respectively, while the integral of the Lorentzian spectrum is carried out over the thickness of the silicon film, from the front interface at $y=0$ to the buried interface at y_{max} , which corresponds to the film or fin thickness. The first integral runs over the length of the transistor in the x direction and includes non-uniformities of the electric field $F(x)$ and the effective electron mobility $\mu_{n,eff}$. For a channel with uniform doping profile and in linear operation, $F(x)$ becomes V_{DS}/L . Finally, the coupling factor R equals $C_N/(C_N+C_{ox}+C_{Si})$, with C_N , C_{ox} and C_{Si} the capacitance densities of the inversion channel, the front-oxide and the depletion region (Si film) and is included to avoid divergence of the PSD of Eq. [5] (31).

The GR time constant in Eq. [5] is given by the Shockley-Read-Hall expression:

$$\tau(x,y) = [c_n(n(x,y)+n_t) + c_p(p(x,y)+p_t)]^{-1} \quad [6]$$

with $n(x,y)$, $p(x,y)$ the position-dependent free electron and free hole concentration, respectively; n_t (p_t) the electron (hole) concentration when the Fermi level coincides with the trap level and c_n and c_p are the capture rates for electrons and holes, equal to the product of the respective capture cross section and thermal carrier velocity. The free carrier concentration profiles have been obtained from well-calibrated 2-dimensional device simulations of the UTBOX SOI nMOSFET input characteristics (31). For normal operation conditions of the nMOSFETs, the second term related to hole capture and emission in Eq. [6] can be neglected at most gate voltage conditions.

As exemplified by Fig. 7, the Lorentzian parameters exhibit a strong variation with the front-gate bias V_{GS} . This is explained by the strong dependence of the free electron concentration $n(x,y)$ on the Fermi level (Eq. [6]), which is modulated by the gate voltage. In case of UTBOX devices (or for independent double-gate FinFETs), also the back-gate bias can be used as a parameter to change the Fermi level position with respect to the trap level. In turn, this will impact on the free carrier density $n(x,y)$ in Eq. [6], which defines the SRH time constant. One can observe in Fig. 7 that the corner frequency of the Lorentzian given by $f_0=1/2\pi\tau$ drastically increases going from low V_{GS} in weak inversion to high inversion. At the same time, the plateau amplitude also increases significantly until a maximum is reached when E_F crosses the trap level E_T . In principle, this can be used to perform trap spectroscopy at room temperature, by using the gate-modulation of the Lorentzian spectrum (31).

The point of interest here is the strong variation of the amplitude of the PSD calculated from Eq. [5] with gate voltage, further illustrated by Fig. 8 for traps in a FD silicon film with different activation energy and electron capture cross section. In other words, according to Fig. 8a, the amplitude of the Lorentzian noise at a fixed V_{GS} can change over several orders of magnitude depending on the trap position with respect to the Fermi level and set by the front and/or back-gate voltage. Conversely, by changing the gate voltage, the Lorentzian PSD can be maximized when E_F crosses E_T , giving a maximum contribution to the noise spectrum. This immediately implies that depending on the activation energy of the trap level, a significantly different Lorentzian noise can be obtained. In other words, a much higher Lorentzian amplitude will be obtained when traps are present in the silicon which are closer to the conduction band ($E_T-E_i=0.42$ eV) than when they are close to midgap ($E_T-E_i=0.12$ eV) in Fig. 8b. This corresponds with a significant source of variability in the low-frequency noise amplitude which differs from the one related with the standard RTN mechanism. It is typical for device structures with a FD silicon region between two gates, like in FD SOI or FinFETs on bulk or SOI substrates. Given the importance for 22 nm and below CMOS nodes of FinFETs, this is expected to become an important source of noise variability and should be accounted for in a similar way as the impact of RTN-induced dynamic variability.

Fig. 7. Simulated corner-frequencies f_0 and plateau value $S_l(0)$ of the Lorentzian component as a function of the front-gate voltage. The back-gate voltage is 0 V. Inset: detail of the variation of the corresponding Lorentzian spectra with gate voltage. $E_T - E_i = 0.16$ eV; $\sigma_n = 2.5 \times 10^{-19}$ cm² and $N_T = 10^{17}$ cm⁻³.

Fig. 8. Simulated plateau amplitude (a) and corner frequency (b) as a function of the front-gate voltage at zero back-gate, corresponding with different trap level positions with respect to the intrinsic Fermi level E_i . An electron capture cross section of 1.0×10^{-21} cm² and a hole cross section $\sigma_p = 4.4 \times 10^{-14}$ cm² has been considered in the calculations. The existence of minority traps, such as the one analyzed in this figure can boost the noise variability. In this case, the peak seen at low voltages in (b) reflects the fact of a small number of electrons in the silicon and that the term related to hole capture and emission cannot be neglected

Random Telegraph Noise

From the extracted trap concentrations, it is clear that the GR noise is generated by only a handful of traps – similar as the retention time, with similar activation energy (7). It is well-known that if only a few traps are present in the gate oxide, the $1/f$ noise transforms into so-called Random Telegraph Noise (RTN), also giving rise to a Lorentzian spectrum. The question arises: how to distinguish RTN from GR noise in the silicon film? It has recently been proposed that studying the noise in both the front and back-channel may enable to distinguish the different cases (24): when a similar Lorentzian is present in both spectra, like in Fig. 9, one can assume that the traps are present in the silicon film. If on the contrary, the Lorentzian is only found in the front or back-gate spectrum with the other channel accumulated, then one can conclude that the trap resides in the front or back-gate oxide. An example of RTN in the front-gate oxide is illustrated by Fig. 10: while the front-channel noise spectra exhibit a dominant Lorentzian at low frequencies, the spectra are more $1/f$ -like for the back-channel. In each case, the opposite channel was biased in accumulation for this $t_{Si}=14$ nm nMOSFET, so that the effect of the corresponding traps on the noise was screened. In this case, it is concluded that RTN in the front oxide gives rise to this Lorentzian component. Notice also the much higher amplitude of the noise PSD, confirming the role of RTN in enhancing the noise variability.

Fig. 9. Low-frequency noise spectra for a UTBOX SOI nMOSFET, operated at the front-gate with the back-gate V_{GB} at 0 V or at the back-gate with the front-gate at 0 V.

In order to obtain an idea of the activation energy of the responsible trap, the Lorentzian noise can for example be studied as a function of the temperature. This yields an activation energy $E_a=0.3$ eV for the gate oxide trap in Fig. 10 (34). Similar studies on a silicon film traps results in a shallower E_a of 0.09 eV. Recent studies at cryogenic temperatures reveals the presence of several deep levels in the silicon film, which have a processing-induced character, i.e., some can be associated with implantation-induced defects (28). At the same time, the activation energy derived from temperature-dependent

measurements is in good agreement with the data derived from the GR-noise spectroscopy method proposed in the previous section (31). At the same time, the thermal activation of the retention time gives similar values, in the range of 0.3 to 0.5 eV, depending on the processing details (7).

Fig. 10. Current noise spectra measured with the back in accumulation ($V_{GS,acc}$) or with the front in accumulation ($V_{BS,acc}$) for a $L_{eff}=69$ nm and $t_{Si}=14$ nm FD SOI nMOSFET.

Conclusions

In conclusion, it has been demonstrated that the LF noise PSD of thin film FD UTBOX SOI nMOSFETs exhibits both flicker noise and Lorentzian noise components, both in the front and the back channel. The flicker noise can be generally ascribed to trapping in the gate dielectric, whereby the magnitude depends on the gate oxide quality and type (SiO_2 , high-k). The origin of the Lorentzian noise can be ascribed either to individual traps in the front or back gate dielectric or to defects residing in the fully depleted silicon film. This Lorentzian noise is the main origin of the wide sample-to-sample dispersion in the noise PSD of the studied devices. This may generally be extrapolated to other types of thin film or narrow fin fully depleted architectures like SOI or bulk FinFETs. This Lorentzian noise can be exploited to study the parameters of the deep levels in silicon or the gate oxide either by analyzing the gate-voltage or the temperature dependence. At the same time, this reveals useful information for the understanding of the retention time in UTBOX 1T FBRAM devices.

Acknowledgements

The imec Core Partners are gratefully acknowledged for financial support within the frame of the Advanced Devices program. Sara D. dos Santos and João Martino would like to thank Capes, Fapesp and CNPq for the financial support to develop this work.

References

1. A. Asenov, R. Balasubramanian, A.R. Brown, and J.H. Davies, *Superlatt. and Microstruct.*, **27**, 411 (2000).
2. A. Asenov, R. Balasubramanian, A.R. Brown, and J.H. Davies, *IEEE Trans. Electron Devices*, **50**, 839 (2003).
3. A. Ghetti, C. Monzio Compagnoni, A.S. Spinelli, and A. Visconti, *IEEE Trans. Electron Devices*, **56**, 1746 (2009).
4. T. Mizumo, J. Okamura, and A. Toriumi, *IEEE Trans. Electron Devices*, **41**, 2216 (1994).
5. C. Lee, A.T. Putra, K. Shimizu, and T. Hiramoto, *Jpn. J. Appl. Phys.*, **49**, 04DC01-1 (2010).
6. T. Nicoletti, M. Aoulaiche, L.M. Almeida, S.D. dos Santos, J.A. Martino, A. Veloso, M. Jurczak, E. Simoen, and C. Claeys, *IEEE Electron Device Lett.*, **33**, 940 (2012).
7. M. Aoulaiche, E. Simoen, M. Veloso, P. Blomme, G. Groeseneken, M. Jurczak, T. Nicoletti, and L. Mendes Almeida, *IEEE Trans. Electron Devices*, **59**, 2167 (2012).
8. I. Lartigau, J.M. Routoure, W. Guo, B. Cretu, R. Carin, A. Mercha, C. Claeys and E. Simoen, *J. Appl. Phys.*, **101**, 104511-1 (2007).
9. R. Talmat, H. Achour, B. Cretu, J-M. Routoure, A. Benfdila, R. Carin, N. Collaert, A. Mercha, E. Simoen and C. Claeys, *Solid-State Electron.*, **70**, 20 (2012).
10. M.J. Kirton and M.J. Uren, *Adv. in Phys.* **38**, 367 (1989).
11. G. Ghibaudo, O. Roux, and J. Brini, *Phys. Stat. Sol. A*, **132**, 501 (1992).
12. D. Lopez, S. Haendler, C. Leyris, G. Bidal, and G. Ghibaudo, *IEEE Trans. Electron Devices*, **58**, 2310 (2011).
13. E.G. Ionannidis, S. Haendler, A. Bajolet, T. Pahrton, N. Planes, F. Arnaud, R.A. Bianchi, M. Haond, D. Golanski, J. Rosa, C. Fenouillet-Beranger, P. Perreau, C.A. Dimitriadis, and G. Ghibaudo, In: *Tech. Dig. IEDM 2011* (The IEEE, New York), p. 449 (2011).
14. M. Agostinelli, J. Hicks, J. Xu, B. Woolery, K. Mistry, K. Zhang, S. Jacobs, J. Jopling, W. Yang, B. Lee, T. Raz, M. Mehalel, P. Kolar, Y. Wang, J. Sandford, D. Pivin, C. Peterson, M. DiBattista, S. Pae, M. Jones, S. Johnson, and G. Subramanian, In: *Tech. Dig. IEDM 2005*, (The IEEE, New York), p. 655 (2005).
15. H. Kurata, K. Otsuga, A. Kotabe, S. Kajiyama, T. Osabe, Y. Sasago, S. Narumi, K. Tokami, S. Kamohara, and O. Tsuchiya, *IEEE J. Solid-St. Circ.*, **42**, 1362 (2007).
16. A. Ohata, A. Toriumi, M. Iwase, and K. Natori, *J. Appl. Phys.*, **68**, 200 (1990).
17. E. Simoen, B. Dierickx, C.L. Claeys and G.J. Declerck, *IEEE Trans. Electron Devices*, **39**, 422 (1992).
18. H.H. Mueller, U. Schirl, and M. Schulz, *Microelectron. Eng.*, **28**, 163 (1995).
19. H.H. Mueller and M. Schulz, *J. Appl. Phys.*, **79**, 4178 (1996).
20. P. Zhang, Y.Q. Zhuang, Z.F. Ma, L. Bao, L. Du, and J.L. Bao, *Semicond. Sci. Technol.*, **23**, 125037-1 (2008).
21. M.-J. Chen, C.-C. Lee, and M.-P. Lu, *J. Appl. Phys.*, **103**, 034511-1 (2008).
22. E. Simoen, A. Mercha, C. Claeys, N. Lukyanchikova, and N. Garbar, *IEEE Trans. Electron Devices*, **51**, 1008 (2004).

23. S.D. dos Santos, E. Simoen, V. Strobel, B. Cretu, J.-M. Routoure, R. Carin, M. Aoulaiche, M. Jurczak, J.A. Martino, and C. Claeys, In: the *Proc. Of ICSICT*, Xi'an, China, 30 Oct-2 Nov. 2012.
24. S.D. dos Santos, T. Nicoletti, J.A. Martino, M. Aoulaiche, A. Veloso, M. Jurczak, E. Simoen, and C. Claeys, *IEEE Trans. Electron Devices*, **60**, 444 (2013).
25. G. Ghibaudo, O. Roux, C. Nguyen-Duc, F. Balestra, and J. Brini, *Phys. Stat. Sol. A* **124**, 571 (1991).
26. T. Boutchacha, G. Ghibaudo, G. Guégan, and M. Haond, *J. Non-Cryst. Solids* **216**, 123 (1997).
27. G. Ghibaudo, L. Zafari, and J. Jomaah, *Solid-St. Electron.*, **51**, 292 (2007).
28. V. Strobel, B. Cretu, S.D. dos Santos, E. Simoen, J.-M. Routoure, R. Carin, M. Aoulaiche, M. Jurczak, J.A. Martino, and C. Claeys, In: *Abstr. EUROSOI 2013*, Paris (France), 21-23 January 2013.
29. S.D. dos Santos, J.A. Martino, V. Strobel, B. Cretu, J.-M. Routoure, R. Carin, E. Simoen, M. Aoulaiche, M. Jurczak, and C. Claeys, to be published in the *Proc. Of CSTIC 2013*, Shanghai (China), March 2013.
30. N. Lukyanchikova, in *Noise and Fluctuations Control in Electronic Devices*, edited by A. Balandin American Scientific, Riverside, CA, 2002.
31. A. Luque Rodríguez, J.A. Jiménez Tejada, S. Rodríguez-Bolívar, M. Aoulaiche, C. Claeys and E. Simoen, *IEEE Trans. Electron Devices*, **59**, 2780 (2012).
32. E. Simoen, R. Tomasso, L. Pantisano, A. Luque Rodriguez, J.A. Jiménez Tejada, M. Aoulaiche, A. Veloso, M. Jurczak, R. Krom, J. Mitard, Ch. Caillat, P. Fazan, F. Crupi, and C. Claeys, in: *Tech. Dig. IEDM 2012* (The IEEE, New York), p. 28.7 (2012).
33. L.D. Yau and C. T. Sah, *IEEE Trans. Electron Devices* **16**, 170 (1969).
34. S.D. dos Santos, J. A. Martino, M. Aoulaiche, M. Jurczak, E. Simoen, and C. Claeys, abstract submitted for presentation at *ICNF 2013*, Montpellier (France), 24-28 June, 2013.