S. H. Unger, Asynchronous Sequential Switching Circuits with Unrestricted Input Changes, IEEE Trans. Computers, vol.20, issue.12, pp.1437-1444, 1971.
DOI : 10.1109/swat.1970.3

M. J. Bellido-díaz, J. Juan-chico, A. J. Acosta, M. Valencia, and J. L. Huertas, Logical modelling of delay degradation effect in static CMOS gates, IEE Proc. Circuits, Devices, and Systems, pp.107-117, 2000.
DOI : 10.1049/ip-cds:20000197

L. R. Marino, General theory of metastable operation, IEEE Transactions on Computers, vol.30, issue.2, pp.107-115, 1981.
DOI : 10.1109/TC.1981.6312173

M. J. Bellido-díaz, J. Juan-chico, and M. Valencia, Logic-Timing Simulation and the Degradation Delay Model, 2006.

C. Constantinescu, Trends and challenges in VLSI circuit reliability, IEEE Micro, vol.23, issue.4, pp.14-19, 2003.
DOI : 10.1109/MM.2003.1225959

M. J. Gadlage, Digital Device Error Rate Trends in Advanced CMOS Technologies, IEEE Transactions on Nuclear Science, vol.53, issue.6, pp.3466-3471, 2006.
DOI : 10.1109/TNS.2006.886212

M. S. Maza and M. L. Aranda, Analysis of clock distribution networks in the presence of crosstalk and groundbounce, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483), pp.773-776, 2001.
DOI : 10.1109/ICECS.2001.957589

L. R. Marino, The Effect of Asynchronous Inputs on Sequential Network Reliability, IEEE Transactions on Computers, vol.26, issue.11, pp.1082-1090, 1977.
DOI : 10.1109/TC.1977.1674754

M. S. Branicky, Universal computation and other capabilities of hybrid and continuous dynamical systems, Theoretical Computer Science, vol.138, issue.1, pp.67-100, 1995.
DOI : 10.1016/0304-3975(94)00147-B

M. Mendler and T. Stroup, Newtonian arbiters cannot be proven correct, Formal Methods in System Design, vol.26, issue.12, pp.233-257, 1993.
DOI : 10.1007/BF01384075

J. A. Brzozowski and J. C. Ebergen, On the delay-sensitivity of gate networks, IEEE Transactions on Computers, vol.41, issue.11, pp.1349-1360, 1992.
DOI : 10.1109/12.177306

M. Függer and U. Schmid, Reconciling fault-tolerant distributed computing and systems-on-chip, Distributed Computing, pp.323-355, 2012.
DOI : 10.1007/s00446-011-0151-7

D. Dolev, M. Függer, C. Lenzen, and U. Schmid, Fault-tolerant algorithms for tick-generation in asynchronous logic, Proc. 13th Int'l Symp. Stabilization, Safety, and Security of Distributed Systems (SSS'11), pp.163-177, 2011.
DOI : 10.1145/2560561

D. J. Kinniment, Synchronization and Arbitration in Digital Systems, 2007.
DOI : 10.1002/9780470517147

P. J. Ashenden, The Designer's Guide to VHDL, 2008.