Efficient Multilevel Interconnect Topology for Cluster-based Mesh FPGA Architecture

Abstract : This paper presents an improved cluster-based Mesh architecture. This architecture has a depopulated intracluster interconnect, and presents a new hierarchical topology for the switch box which unifies a downward and an upward unidirectional networks. Experimental results of 20 MCNC benchmarks show that density is improved and interconnect area requirement is reduced by 42% compared to the cluster-based VPR architecture.
Complete list of metadatas

Cited literature [13 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-00987368
Contributor : Roselyne Chotin <>
Submitted on : Thursday, June 11, 2015 - 11:40:15 AM
Last modification on : Thursday, March 21, 2019 - 2:17:14 PM
Long-term archiving on : Tuesday, April 25, 2017 - 6:47:02 AM

File

reconfig_2013.pdf
Files produced by the author(s)

Identifiers

Citation

Emna Amouri, Adrien Blanchardon, Roselyne Chotin-Avot, Habib Mehrez, Zied Marrakchi. Efficient Multilevel Interconnect Topology for Cluster-based Mesh FPGA Architecture. ReConFig 2013 - International Conference on Reconfigurable Computing and FPGAs, Dec 2013, Cancun, Mexico. pp.1-6, ⟨10.1109/ReConFig.2013.6732282⟩. ⟨hal-00987368v2⟩

Share

Metrics

Record views

178

Files downloads

214