Energy-efficient soft error-tolerant digital signal processing Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.14, issue.4, pp.336-348, 2006. ,
ERSA: Error Resilient System Architecture for probabilistic applications, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010), pp.1560-1565, 2010. ,
DOI : 10.1109/DATE.2010.5457059
An Error Correction Method for Binary and Multiple-Valued Logic, 2011 41st IEEE International Symposium on Multiple-Valued Logic, pp.105-110, 2011. ,
DOI : 10.1109/ISMVL.2011.52
A Probabilistic LDPC-Coded Fault Compensation Technique for Reliable Nanoscale Computing, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.56, issue.6, pp.484-488, 2009. ,
DOI : 10.1109/TCSII.2009.2020946
A new single-error correction scheme based on self-diagnosis residue number arithmetic, DASIP, pp.27-33, 2010. ,
URL : https://hal.archives-ouvertes.fr/hal-01170765
Optimal Design of a Gallager B Noisy Decoder for Irregular LDPC Codes, IEEE Communications Letters, vol.16, issue.12, pp.2052-2055, 2012. ,
DOI : 10.1109/LCOMM.2012.101712.121953
An LDPC decoding method for fault-tolerant digital logic, 2012 IEEE International Symposium on Circuits and Systems, pp.3025-3028, 2012. ,
DOI : 10.1109/ISCAS.2012.6271956
URL : https://hal.archives-ouvertes.fr/hal-00731053
A spacetime redundancy technique for embedded stochastic error correction, Turbo Codes and Iterative Information Processing (ISTC), 2012 7th International Symposium on, aug. 2012, pp.36-40 ,
URL : https://hal.archives-ouvertes.fr/hal-00731050
Low-density parity-check codes, IEEE Transactions on Information Theory, vol.8, issue.1, 1963. ,
DOI : 10.1109/TIT.1962.1057683
Factor graphs and the sum-product algorithm, IEEE Transactions on Information Theory, vol.47, issue.2, pp.498-519, 2001. ,
DOI : 10.1109/18.910572
The capacity of low-density paritycheck codes under message-passing decoding, IEEE Transactions on Information Theory, vol.42, issue.2, pp.599-618, 2001. ,
A theory of asynchronous circuits, Proc. International Symposium on the Theory of Switching, pp.204-243, 1959. ,
Logic Mapping in Crossbar-Based Nanoarchitectures, IEEE Design & Test of Computers, vol.26, issue.1, pp.68-77, 2009. ,
DOI : 10.1109/MDT.2009.14