Characterization and modeling of electrical stresses on digital integrated circuits power integrity and conducted emission

Alexandre Boyer, Sonia Ben Dhia

To cite this version:

HAL Id: hal-00945301
https://hal.archives-ouvertes.fr/hal-00945301
Submitted on 17 Feb 2014

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Characterization and Modeling of Electrical Stresses on Digital Integrated Circuits Power Integrity and Conducted Emission

A. Boyer, S. Ben Dhia
LAAS-CNRS
Université de Toulouse ; UPS, INSA, INP, ISAE ; UT1, UTM, LAAS
Toulouse, France
alexandre.boyer@laas.fr

Abstract - Recent studies have shown that integrated circuit aging modifies electromagnetic emission significantly. The proposed paper aims at evaluating the impact of aging on the power integrity and the conducted emission of digital integrated circuits, clarifying the origin of electromagnetic emission evolution and proposing a methodology to predict this evolution. On-chip measurements of power supply voltage bounces in a CMOS 90 nm technology test chip and conducted emission measurements are combined with electric stress to characterize the influence of aging. Simulations based on ICEM modeling modified by an empirical coefficient to model the evolution of the emission induced by device aging is proposed and tested.

Keywords: Integrated circuits, power integrity, conducted emission, accelerated aging, ICEM modelling

I. INTRODUCTION

Recently, many publications have forecast a decrease of new CMOS technology device lifetime down to few years [1], with anticipated appearance of hard or soft failures due to wear-out mechanisms (e.g. hot carrier injection (HCI), negative bias instability (NBTI), electromigration...) [2] [3]. The drift of the electrical characteristics of semiconductor devices can have direct consequences on integrated circuit electromagnetic emission (EME) and power integrity (PI). Recently, some publications have shown that accelerated aging tests such as high or low temperature operating life, thermal cycling, or electrical overstress induce a significant variation of EME produced by power supply units [4], high side switch devices [5] or I/O buffers [6]. However, these studies do not clarify the origins of EME changes and do not address modeling and prediction issues.

This paper intends to clarify the impact of IC aging on PI and conducted emission (CE) experimentally and by simulation. A test chip designed in Freescale CMOS 90 nm technology, which includes a digital core and on-chip sensors dedicated to the measurement of power supply voltage fluctuations, has been developed to characterize the evolution of PI vs. time. In order to explain the effect of IC aging on PI and CE, an equivalent model of the circuit based on the Integrated Circuit Emission Model (ICEM) approach [7] is developed. A simple empirical coefficient is introduced in the model to simulate the effect of aging. This modeling methodology could constitute a method to predict the evolution of EME of ICs with time.

The paper is organized as follows: after a description of the circuit under test, on-chip sensors and experimental set-up, the measurements of the evolution of the power supply voltage bounces and CE are presented. Then, the proposed modeling approach of the circuit PI and CE is described and, finally, simulation and measurement results are compared in order to validate both our hypothesis about PI and CE evolution with time and the proposed modeling method.

II. EXPERIMENTAL SET-UP DESCRIPTION

A. Test chip description

A dedicated test chip has been designed in Freescale CMOS 90 nm technology for IC emission and susceptibility modeling, and characterization of aging impact on EMC of ICs. In particular, the test chip includes a digital core with a dedicated power supply voltage equal to 1.2 V. This structure is a basic 100-stage shift register, synchronized by a 40 MHz clock.

B. On-chip voltage sensor

In order to monitor the voltage drops on the power supply of the digital core, an on-chip voltage sensor is placed along the power supply rail of the core. This sensor is able to measure the waveform of voltage bounce across non accessible nodes with a precise time resolution (up to 15 ps). Its analog bandwidth is equal to 10 GHz. Its principle and its implementation in the test chip are explained in [8]. In order to prevent noise coupling with the digital core, the designed sensor has a dedicated power supply and is isolated from the IC substrate by a buried N layer. Due to its small input capacitance (4 fF), the sensor is not intrusive and does not alter the performance of the tested block. Although the electrical stress applied to the circuit under test can partially alter the performances of the sensor, it can be recalibrated before any measurements. The calibration process is necessary to
compensate effects of imperfections due to non ideal behavior and mismatch on voltage and frequency responses.

C. Description of the experimental set-up

During their lifetime, CMOS transistors are affected by intrinsic failure mechanisms such as NBTI or HCI, mainly activated by harsh environmental conditions such as high or low temperature and electrical overstress. In this study, DC electrical stresses are applied on the power supply pin of the digital core to accelerate the damage rate for the relevant wear-out failure mechanisms and thus the circuit aging. The experiment is based on a measure-stress-measure flow, which consists in applying electrical stress on the circuit under test and interrupting the stress during short periods regularly for characterization purpose. With this procedure, the characteristics of the circuit are monitored at various degrees of aging. The choice of stress conditions (stress voltage and duration) is based on a preliminary failure analysis of MOS devices developed in this technology [9]. For DC stress voltages ranging from 3 to 4 V and applied between drain and source of NMOS and PMOS devices, significant degradations of threshold voltage and carrier mobility are induced due to HCI and/or NBTI after several hundreds of seconds. The amount of degradation is related to stress voltage, duration, transistor geometry and gate oxide thickness. A 3.6 V electrical stress is applied during 120 minutes in order to validate the influence of the stress voltage on power integrity change.

Sensor measurements of power supply voltage fluctuations are performed after each stress interval. The sensor is not supplied during stress phases in order to reduce its aging. Recalibration is done after each stress period, although experimental characterizations have not shown any significant degradation of the sensor. In addition, conducted emission measurements according to the “1 Ω” method [10] are performed after each stress interval, in order to monitor the variations of the transient current that returns to the ground. The conducted emission measurements are done on a dedicated board which is not stressed to prevent from any changes of the 1 Ω probe characteristics. All the experiments have been repeated on several samples to ensure that similar results are obtained. Nevertheless, the uncertainties linked to process dispersion are not taken into account in this study.

III. EXPERIMENTAL RESULTS: EVOLUTION OF POWER INTEGRITY AFTER ELECTRICAL STRESS

A. Initial measurement of power integrity

Fig 1 presents the power supply voltage fluctuations produced by the digital core activity measured by the on-chip sensor. Positions of clock edges are indicated. Rapid drops appear at each clock switching. These events are linked to the rapid current demand from every gates and latches of the core. A damped oscillation with a pseudo-period equal to 4.5 ns follows the first rapid current impulsion. It is linked to the anti-resonance produced by on-chip capacitor and package inductor (see part V for more details). This type of noise is also measured on Vss node. Similar voltage fluctuations are also measured on the ground node of the circuit.

B. Impact of electrical stress on digital core power integrity

After stress, the core remains operational and its quiescent current has not changed. However, the core timing characteristics have evolved. A specific part of the core has been designed to measure the propagation delay through one D-latch and 100 inverters. The propagation delay through the core after stress increases up to 31 % depending on the stress duration. The electrical stress applied on core power supply accelerates wear-out mechanisms such as HCI and/or NBTI. They increase the propagation delay of each gate of the core.

Fig. 2 presents the power supply voltage bounces measured by the on-chip sensor before and after 3.6 V stresses. A -30 % reduction of the peak-to-peak amplitude is observed. The waveform of the signal is also modified. The first peak is less steep and the period of the resonance oscillation has not changed. Its amplitude is reduced, but it is still damped at the same rate. This observation indicates that the package inductance, the equivalent capacitance of the digital and resistance linked to the power distribution network (PDN) have not been affected by the electrical stress significantly.

This hypothesis is confirmed by impedance measurement of the PDN with a vector network analyzer, as shown in Fig. 3. Whatever the electrical stress amplitude and duration, the impedance of the circuit power distribution network remains constant over a large frequency range.
Figure 3. Measurements of the impedance of the power distribution network of the digital core before and after electrical stress (the core is not biased)

From these experimental results, the following hypothesis can be proposed to explain the evolution of power integrity of the circuit: the reduction of power supply voltage bounce is only linked to the change of transient current produced by the core activity. Wear-out mechanisms accelerated by electrical stress have reduced mobility of carrier in MOS devices so the switching transient current has been spread.

Fig. 4 presents the evolution of the spectrum of conducted emission of the digital core during the exposition to the 3 V electrical stress. Only the spectrum envelop is shown to facilitate the comparison between the different curves. The result shows a time-dependent gradual reduction of the conducted emission spectrum, which is more important at high frequency. The emission level at the circuit LC resonance (240 MHz) is decreased after stress. Above 400 MHz, the emission level decrease exceeds 5 dB after a 3 V stress applied during 240 minutes. Above 1 GHz, the reduction of the CE level reaches 15 dB.

This experimental result confirms the previous hypothesis about the effect of the electrical stress on the PI: the degradation mechanisms accelerated by the electrical stress not only reduces the amplitude of the transient current produced by the circuit activity, but also spread it because of a slowing down of the circuit. The next part intends to validate the proposed explanation about PI and CE evolution by simulation and thus to propose a method to predict the amount of variation of emission due to circuit aging.

IV. MODELING OF DIGITAL CORE AGING EFFECT ON POWER INTEGRITY AND CONDUCTED EMISSION

A. Emission model construction and validation

The EME model is based on ICEM approach [7]. The model includes two main parts: the internal activity (IA) block which models the transient current produced by circuit operation, and the power distribution network (PDN) which models the filtering effect of the transient current due to IC and package. Fig. 5 presents a simplified structure of the ICEM model of the digital core.

A linear model based on an equivalent RLC circuit is proposed for the PDN. The parameters of the model are extracted from measurements. The passive element values are fitted from an impedance measurement between Vdd and Vss pins of the digital core made with vector network analyzer, as shown in Fig. 3. A very simple approach is used for IA modeling: two triangular waveform current sources describe the current produced at each clock edge. Three parameters describe the current pulse waveform: the amplitude ΔI, the rise and fall times Tr and Tf. Even though such a waveform is quite simplistic, it provides a good estimation of the actual current waveform which can be tuned without a precise analysis of the circuit power consumption. Initially, the IA parameters are extracted from a SPICE transient simulation on a “fresh” device. Then, they are tuned in order to fit the simulation results on PI measurements done on a “fresh” device.

SPICE transient simulations are performed to compute the waveform of the power supply and the spectrum of the conducted emission of the digital core from the ICEM model. Fig. 6 presents a comparison between the measurement and the simulation of the power supply voltage bounce before electrical stress. The simulated waveform is similar in term of peak-to-peak amplitude, pseudo-oscillation period and damping. Although the correlation between measured and simulated curves is not totally perfect, the model offers a sufficient accuracy for the aim of the study. A better correlation would rely on a more complex transient current waveform, extracted
from a precise analysis of the power consumption of the digital core.

Fig. 7 presents a comparison between the measured and simulated spectra of the core CE before electrical stress. The correlation between measurement and simulation is also acceptable up to 1 GHz. Extending the validity range of the model requires a more complex model of the PCB and IC substrate coupling.

B. Modeling of degradation mechanisms induced by electrical stress

Continuous electrical stresses have been carried on 90 nm transistors and have shown that HCI and NBTI were activated on NMOS and PMOS transistors respectively, and were dependent on the stress voltage [9]. Both degradation mechanisms are activated in the digital core by the large voltage amplitude applied on the power supply. However, the contribution of the PMOS degradation on the PI and CE evolution is predominant. This fact can be verified by a SPICE simulation of the digital core with a modified model of PMOS transistors which takes into account NBTI effect. In the rest of the study, only the NBTI on PMOS transistor will be considered. NBTI is activated when a negative gate-source voltage is applied and leads to an increase of the threshold voltage $V_{TH}$ of PMOS transistor and thus a reduction of the saturation current. Fig. 8 presents the experimental characterization of the PMOS transistor $V_{TH}$ evolution with time when a constant gate-source voltage is applied. Two stress voltages were applied: 1.2 V and 3.2 V. The time evolution of $V_{TH}$ can be estimated by a power law model given by equation (1), where $A$ and $\gamma$ are fitting coefficients [11].

$$\Delta V_{TH} (\%) = A \times t^\gamma$$  \hspace{1cm} (1)

The effect of NBTI can be taken into account in a transistor model such as BSIM4 by changing parameters which deal with the threshold voltage. The modeling of threshold voltage is complex and depends on numerous parameters, such as the substrate bias, channel geometry or doping profile [12]. Changing the parameter $V_{TH0}$, which defines the threshold voltage for a long channel without substrate bias, provides a simple method to model NBTI effect. Thus SPICE simulations can be done to predict the evolution of IC transient current vs. the $V_{TH}$ drift. If $V_{TH}$ time evolution models such as shown in Fig. 8 are known, the evolution of IC transient current vs. stress time can be estimated. For example, with this CMOS technology, a 3 V stress applied during 4 hours induces an increase of $V_{TH}$ of 19 %. SPICE simulations done on the digital core model with a modification of PMOS $V_{TH}$ model leads to a division by 2 of the transient current amplitude and a spreading of the current peak.

Information about transistor degradation is useful to modify the content of an ICEM model in order to predict the evolution of EME. In the next part, experimental data about PMOS degradation will be disregarded in order to propose and test a simple method to simulate aging effect on EME with ICEM.

C. Integration of aging in ICEM model

In order to take into account the aging of the circuit in the ICEM model, the following simple methodology is proposed. The methodology relies on the assumption that the charge transfer associated to each gate switching does not change after stress. Although degradation mechanisms can increase leakage current and thus modify the dynamic current consumption, the measurement of average current consumption of the circuit does not evolve after stress, which confirms the validity of the hypothesis.

Only three parameters of the equivalent current sources in IA block are changed to spread the current pulse created by the digital core: the rise and fall times $Tr$ and $Tf$ of the current pulse are increased while its amplitude $\Delta i$ is reduced. The evolution of these parameters must ensure that transient current integration over time remains constant. Their evolution is
governed by an empirical coefficient \( \delta \) called “degradation ratio”, as shown by equations 2 and 3. It makes the link between the intrinsic degradation mechanisms which affect the circuit and the impact on the dynamic current consumption. \( \delta \) equal to 0 means that the digital core is not degraded and the current pulse is not spread. If \( \delta \) increases, a larger amount of degradation is considered and the current pulse is spread. In our ICEM model, the degradation ratio is applied on both current sources of the IA block symmetrically.

\[
\Delta i_{\text{stress}} = \Delta i_{\text{initial}} (1 - \delta), \quad 0 \leq \delta \leq 1 \tag{2}
\]

\[
t_{\text{r \_stress}} = \frac{t_{\text{r \_initial}}}{1 - \delta}, \quad 0 \leq \delta \leq 1 \tag{3}
\]

**D. Simulation of electrical stress impact on power integrity**

By simulation, the effect of \( \delta \) on the PI can be studied. Fig. 9 presents the evolution of the peak-to-peak amplitude of the power supply bounce when \( \delta \) is increased in both current sources. The result confirms that the power supply bounce is reduced when the current pulse is spread. However, we need to confirm that our approach is able to model the evolution of the power supply voltage waveform by a comparison with the on-chip measurements done in stressed cores.

**E. Simulation of electrical stress impact on conducted emission**

In order to evaluate the relevance of our modeling methodology, the conducted emission of the core after a 120 minutes 3.6 V electrical stress is simulated with the modified ICEM model. The degradation ratio value is also set to 0.58. Fig. 11 presents the comparison between measurement and simulation results which are in a good agreement up to 1 GHz. The simulation reproduces the observed reduction of the CE spectrum at high frequency.

![Figure 10. Comparison between measured and simulated power supply voltage bounce after 120 minutes of 3.6 V electrical stress](image1)

![Figure 11. Comparison between the measurement and simulation of the digital core conducted emission after 120 minutes of 3.6 V electrical stress](image2)

The ICEM model is reused to simulate the effect of a different value of stress voltage. The following figures compare the measurement and the simulation of the evolution of the CE spectrum with time when the core is exposed to a 3 V stress. According to the measured power supply voltage bounces and the graph presented in Fig. 9, the degradation ratio values are 0.4 and 0.5 for 180 and 240 minutes respectively. The model is able to reproduce with a quite good accuracy the time-dependent reduction of the CE spectrum up to 1 GHz.

**F. Evaluation of the degradation ratio**

The prediction of the evolution of EME of an IC with ICEM relies on an accurate evaluation of the degradation ratio. It can be extracted from data about transistor degradation mechanisms and an electrical model of the circuit to simulate how the transient current is spread. In this case study, the experimental data about NBTI helps us to evaluate the threshold voltage increase vs. stress time, for a given electrical stress condition. SPICE simulations on the digital core netlist are performed to simulate the evolution of transient current consumption and to estimate the degradation ratio evolution vs. the stress time, as shown in Fig. 13. The evolution of \( \delta \) is correlated to the change of threshold voltage and follows a power law as given by equation (1).
methodology based on an accurate prediction of the power consumption from the circuit netlist combined with the modeling of MOS device degradation mechanisms could provide an accurate estimation of the evolution of the power supply voltage bounce. However, in this paper, it has been demonstrated that a more simple approach based on an ICEM model can also a reasonable estimation of the evolution of the parasitic emission and power supply voltage bounce. A single empirical parameter called degradation ratio is introduced in the model to take into account the current spread induced by the IC aging. This parameter can be estimated from data about degradation mechanisms in the considered technology and the electrical model of the tested circuit.

Modeling IC emission and integrating the effect of aging is fundamental in order to predict the emission at a larger scale, e.g. a board which integrates several ICs and numerous passive devices, whose characteristics may change with time. The perspectives of this work are threefold: firstly, validating the proposed method on more complex circuit and verify if a unique degradation ratio is enough to predict EME evolution with ICEM model; secondly, the development of a simple method based on simulation aiming at extracting the degradation ratio according to the stress conditions and duration without a complete simulation of the tested circuit; thirdly, the integration of technological process dispersion which adds a non negligible uncertainty to the prediction of the evolution of the EME.

REFERENCES