A. Rahman, S. Das, A. Chandrakasan, and R. Reif, Wiring Requirements and Three-Dimensional Integration of Field Programmable Gate Arrays, 2001.

V. Pavlidis and E. Friedman, Interconnect-Based Design Methodologies for Three-Dimensional Integrated Circuits, Proceedings of the IEEE, pp.123-140, 2009.
DOI : 10.1109/JPROC.2008.2007473

R. Reif, A. Fan, S. Kuan-neng-chen, and . Das, Fabrication technologies for three-dimensional integrated circuits, Proceedings International Symposium on Quality Electronic Design, 2002.
DOI : 10.1109/ISQED.2002.996687

C. Ababei, Y. Feng, and B. Goplen, Placement and Routing in 3D Integrated Circuits, IEEE Design and Test of Computers, vol.22, issue.6, pp.520-531, 2006.
DOI : 10.1109/MDT.2005.150

K. Siozios, A. Bartzas, and D. Soudris, Architecture Level Exploration of Alternative schmes Targeting 3D FPGAs: A Software Supported Methodology, Intern' Journal of Reconfigurable Computing, 2011.

V. Pangracious, Z. Marrakchi, E. Amouri, and H. Meherez, Performance Analysis and Optimization of High Density Tree-Based 3D Multilevel FPGA, ARC 2013, vol.7806, 2013.
DOI : 10.1007/978-3-642-36812-7_19
URL : https://hal.archives-ouvertes.fr/hal-00872757

J. Ayala, A. Sridhar, V. Pangracious, D. Atienza, and Y. Leblebici, Through Silicon Via-Based Grid for Thermal Control in 3D Chips, pp.90-98, 2009.
DOI : 10.1145/980152.980157

Y. Pathak, T. Lee, and S. Moon, Kyu Lim Through-silicon-via management during 3D physical design: When to add and how many, pp.387-394, 2010.

K. Sankaranarayanan, S. Velusamy, M. Stan, and K. Skadron, A case for thermal-aware floorplanning at the microarchitectural level, Journal of Instruction-Level Parallelism, vol.7, 2005.

D. M. Jang, C. Ryu, and K. Y. Lee, Development and Evaluation of 3D SiP with Vertically Interconnected Through Silicon Vias, Electronic Components and Technology Conference (ECTC'07), pp.847-852, 2007.

S. Lopez-buedo, J. Garrido, and E. Boemo, Dynamically inserting, operating, and eliminating thermal sensors of FPGA-based systems, IEEE Transactions on Components and Packaging Technologies, vol.25, issue.4, p.561566, 2002.
DOI : 10.1109/TCAPT.2002.808011

A. Rahman, J. Trezza, B. New, and S. Trimberger, Die Stacking Technology for Terabit Chip-to-Chip Communications, IEEE Custom Integrated Circuits Conference 2006, pp.587-590, 2006.
DOI : 10.1109/CICC.2006.320826

A. Rahman, H. Shi-li, D. Ibbostson, and S. Ramaswami, Design and manufacturing enablement for three-dimensional (3D) integrated circuits (ICs), Proceedings of the IEEE 2012 Custom Integrated Circuits Conference, 2012.
DOI : 10.1109/CICC.2012.6330588

R. Chaware, K. Nagarajan, S. Y. Ng, and . Pai, Assembly process integration challenges and reliability assessment of multiple 28nm FPGAs assembled on a Large 65nm passive interposer, 2012 IEEE International Reliability Physics Symposium (IRPS)
DOI : 10.1109/IRPS.2012.6241775

S. Chiricescu, M. Leeser, and M. M. Vai, Design and Analysis of A Dynamically Reconfigurable Three-Dimensional FPGA, IEEE Transaction on Very Large Scale Integration (VLSI) Systems, pp.186-196, 2001.

-. Cha, . Bau-cheng, . Lee, . Juinn-dar, and . Huang, Architectural Exploration of 3D FPGAs Towards A Better Balance Between Area and Delay, p.11, 2011.

C. M. Fiduccia and R. M. Mattheyeses, A Liner-time Heuristic for Improving Network Partitions, Design Automation Conference, pp.175-181, 1982.

A. Gayasen, V. Narayanan, M. Kandemir, and A. Rahman, Designing a 3-D FPGA: Switch Box Architecture and Thermal Issues, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.16, issue.7, pp.882-893, 2008.
DOI : 10.1109/TVLSI.2008.2000456

L. Mcmurchie and C. Ebeling, PathFinder, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays , FPGA '95, pp.291-301, 1995.
DOI : 10.1145/201310.201328

N. Selvakkumaran and G. Karypis, Multi-objective hypergraph partitioning algorithms for cut and maximum subdomain degree minimization, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486), pp.504-517, 2006.
DOI : 10.1109/ICCAD.2003.159757

T. Cormen, C. Leiserson, and R. Rivest, Introduction to algorithms, 1990.

K. Siozios, A. Bartzas, and D. Soudris, A novel framework for exploring 3-D FPGAs with heterogeneous interconnect fabric, ACM Transactions on Reconfigurable Technology and Systems, vol.5, issue.1, 2012.
DOI : 10.1145/2133352.2133356

Z. Marrakchi, H. Mrabet, and H. Mehrez, A new Multilevel Hierarchical MFPGA and its suitable configuration tools, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06), pp.263-268, 2006.
DOI : 10.1109/ISVLSI.2006.6
URL : https://hal.archives-ouvertes.fr/hal-01338233

E. M. Sentovich, K. J. Singh, L. Lavango, C. Moon, R. Murgai et al., Sangiovanni-Vincentelli, SIS, A System for Sequential Circuit Synthesis, p.41, 1992.

J. Cong and Y. Ding, On area/depth trade-off in LUT-based FPGA technology mapping, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.2, issue.2, pp.137-148, 2000.
DOI : 10.1109/92.285741