Skip to Main content Skip to Navigation
Journal articles

Architecture level optimization of 3-dimensional tree-based FPGA

Abstract : We describe a methodology to design and optimize Three-dimensional (3D) Tree-based FPGA by introducing a break-point at particular tree level interconnect to optimize the speed, area, and power consumption. The ability of the design flow to decide a horizontal or vertical network break-point based on design specifications is a defining feature of our design methodology. The vertical partitioning is organized in such a way to balance the placement of logic blocks and switch blocks into multiple tiers while the horizontal partitioning optimizes the interconnect delay by segregating the logic blocks and programmable interconnect resources into multiple tiers to build a 3D stacked Tree-based FPGA. We finally evaluate the effect of Look-Up-Table (LUT) size, cluster size, speed, area and power consumption of the proposed 3D Tree-based FPGA using our home grown experimental flow and show that the horizontal partitioned 3D stacked Tree-based FPGA with LUT and cluster sizes equal to 4 has the best area-delay product to design and manufacture 3D Tree-based FPGA.
Complete list of metadatas

Cited literature [25 references]  Display  Hide  Download
Contributor : Vinod Pangracious <>
Submitted on : Monday, February 17, 2014 - 5:32:02 PM
Last modification on : Thursday, March 21, 2019 - 2:49:10 PM
Document(s) archivé(s) le : Saturday, May 17, 2014 - 10:46:22 AM


Files produced by the author(s)



Vinod Pangracious, Emna Amouri, Zied Marrakchi, Habib Mehrez. Architecture level optimization of 3-dimensional tree-based FPGA. Microelectronics Journal, Elsevier, 2014, 45 (4), pp.355-366. ⟨10.1016/j.mejo.2013.12.011⟩. ⟨hal-00944759⟩



Record views


Files downloads