N. Monnereau, F. Caignet, D. , and T. , Building-up of system level ESD modeling: Impact of a decoupling capacitance on ESD propagation, Microelectronics Reliability, vol.53, issue.2, 2010.
DOI : 10.1016/j.microrel.2012.04.012

N. Monnereau, F. Caignet, D. , and T. , Investigating the probability of susceptibility failure within esd system level considération, 33nd EOS/ESD Symposium, 2011.

P. Besse, F. Lafon, N. Monnereau, and F. Caignet, Cooperative generic IC characterisation and simulation methods for esd system levelstress, EOS/ESD Symposium (EOS/ESD), 2011.

S. Giraldo, C. Salaméro, and F. Caignet, Impact of the power supply on the ESD system level robustness, 2010.

N. Peachey, R. Gauthier, R. Phelps, and E. Gebreselasie, Transient Latch-up of Switching Arrays in Power Management Circuits, 34nd Electrical Overstress/ Electrostatic Discharge Symposium, p.2012

S. Delmas-bendhia, F. Caignet, E. Sicard, and M. Roca, On-chip sampling in CMOS integrated circuits, IEEE Transactions on Electromagnetic Compatibility, vol.41, issue.4, pp.403-406, 1999.
DOI : 10.1109/15.809837

F. Caignet, S. Delmas-bendhia, E. Sicard, and M. Roca, The Challenge of Signal Integrity in Dee sub-micron CMOS " , The Proceeding of IEEE, pp.556-573, 2001.

F. Caignet, S. Delmas-bendhia, E. Sicard, and M. Roca, On the measurement of crosstalk in integrated circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.8, issue.5, pp.606-609, 2000.
DOI : 10.1109/92.894165

M. Safi-harb and G. W. Roberts, 70-GHz Effective Sampling Time-Base On-Chip Oscilloscope in CMOS, IEEE Journal of Solid-State Circuits, vol.42, issue.8, pp.1743-1757
DOI : 10.1109/JSSC.2007.900292

P. Milosevic and J. E. Schutt-aine, On-chip oscilloscope for signal integrity characterization of interconnects in 130nm CMOS technology, 2008 IEEE-EPEP Electrical Performance of Electronic Packaging, pp.65-68, 2008.
DOI : 10.1109/EPEP.2008.4675878

K. Inagaki, D. D. Antono, M. Takamiya, S. Kumashiro, and T. Sakurai, A 1-ps Resolution On-Chip Sampling Oscilloscope with 64:1 Tunable Sampling Range Based on Ramp Waveform Division Scheme, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers., pp.61-62, 2006.
DOI : 10.1109/VLSIC.2006.1705312

K. Noguchi and M. Nagata, An On-Chip Multichannel Waveform Monitor for Diagnosis of Systems-on-a-Chip Integration, [13] B. Razavi, Design of Analog CMOS Integrated.McGraw-Hill Companies, pp.1101-1110, 2003.
DOI : 10.1109/TVLSI.2007.903921