Electronic transport mechanisms in scaled gate-all-around silicon nanowire transistor arrays - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue Applied Physics Letters Année : 2013

Electronic transport mechanisms in scaled gate-all-around silicon nanowire transistor arrays

Résumé

Low-frequency noise is used to study the electronic transport in arrays of 14 nm gate length vertical silicon nanowire devices. We demonstrate that, even at such scaling, the electrostatic control of the gate-all-around is sufficient in the sub-threshold voltage region to confine charges in the heart of the wire, and the extremely low noise level is comparable to that of high quality epitaxial layers. Although contact noise can already be a source of poor transistor operation above threshold voltage for few nanowires, nanowire parallelization drastically reduces its impact.
Fichier principal
Vignette du fichier
Clement_2013_1.4858955.pdf (1.31 Mo) Télécharger le fichier
Origine : Fichiers éditeurs autorisés sur une archive ouverte

Dates et versions

hal-00922923 , version 1 (27-05-2022)

Identifiants

Citer

N. Clement, X.L. Han, Guilhem Larrieu. Electronic transport mechanisms in scaled gate-all-around silicon nanowire transistor arrays. Applied Physics Letters, 2013, 103 (26), pp.263504. ⟨10.1063/1.4858955⟩. ⟨hal-00922923⟩
60 Consultations
56 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More