S. S. Bhattacharyya, J. Eker, J. W. Janneck, C. Lucarz, M. Mattavelli et al., Overview of the MPEG Reconfigurable Video Coding Framework, Journal of Signal Processing Systems, vol.75, issue.9, pp.251-263, 2011.
DOI : 10.1007/s11265-009-0399-3
URL : https://hal.archives-ouvertes.fr/hal-00407945

J. Eker and J. W. Janneck, Cal language report specification of the cal actor language, EECS Department, vol.48, 2003.

P. Coussy and A. Morawiec, High-Level Synthesis From Algorithm to Digital Circuit, 2008.

G. Kahn, The semantics of a simple language for parallel programming Information processing, pp.471-475, 1974.

E. A. Lee and D. G. Messerschmitt, Synchronous data flow, Proceedings of the IEEE, pp.1235-1245, 1987.
DOI : 10.1109/PROC.1987.13876

E. A. Lee and T. Parks, Dataflow process networks, Proceedings of the IEEE, pp.773-799, 1995.
DOI : 10.1109/5.381846

J. W. Janneck, I. D. Miller, D. B. Parlour, G. Roquier, M. Wipliez et al., Synthesizing Hardware from Dataflow Programs, Signal Processing Systems, pp.287-292, 2008.
DOI : 10.1007/s11265-009-0397-5
URL : https://hal.archives-ouvertes.fr/hal-00407947

T. Richard, R. Mosqueron, J. Dubois, and M. Mattavelli, Generation of Hardware/Software systems based on CAL dataflow description, lgorithm-Architecture Matching for Signal and Image Processing, pp.275-292, 2011.

M. Wipliez, Infrastructure de compilation pour des programmes flux de données, 2010.

N. Siret, M. Wipliez, J. F. Nezan, and A. Rhatay, Hardware code generation from dataflow programs, 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP), pp.113-120, 2010.
DOI : 10.1109/DASIP.2010.5706254
URL : https://hal.archives-ouvertes.fr/hal-00565300

S. S. Bhattacharyya, G. Brebner, J. W. Janneck, J. Eker, C. Von-platen et al., OpenDF ? A Dataflow Toolset for Reconfigurable Hardware and Multicore Systems, First Swedish Workshop on Multi-Core Computing, p.p. CD, 2008.
URL : https://hal.archives-ouvertes.fr/hal-00398827

E. Bezati, H. Yviquel, M. Raulet, and M. Mattavelli, A unified hardware/software co-synthesis solution for signal processing systems, Proceedings of the 2011 Conference on Design & Architectures for Signal & Image Processing (DASIP), pp.1-6, 2011.
DOI : 10.1109/DASIP.2011.6136877
URL : https://hal.archives-ouvertes.fr/hal-00717244

E. Bezati, R. Thavot, G. Roquier, and M. Mattavelli, High-level dataflow design of signal processing systems for reconfigurable and multicore heterogeneous platforms, Journal of Real-Time Image Processing, vol.26, issue.1, pp.1-12, 2013.
DOI : 10.1007/s11554-013-0326-5

K. Jerbi, M. Raulet, O. Déforges, and M. Abid, Automatic Generation of Optimized and Synthesizable Hardware Implementation from High-Level Dataflow Programs, VLSI Design, vol.12, issue.7, p.298396, 2012.
DOI : 10.1007/BF02997530
URL : https://hal.archives-ouvertes.fr/hal-00724403