Efficient State-Dependent Power Model for Multi-bit Flip-Flop Banks

Abstract : Power consumption is one of the major issues in System-on-Chip (SoC) design with advanced semiconductor technologies for low power applications such as mobile phones. Recently, banking several 1-bit flip-flops has been proposed as a solution to reduce the power consumption in clock networks. For this purpose, to build an accurate power model for multi-bit flip-flop banks is required. However, it is an excessively timeconsuming and sophisticated work due to a high number of pins. Therefore, we first propose a simplified power characterization method to reduce characterization time. Then an efficient power modeling is introduced to create an accurate state-dependent power model for multi-bit flip-flop banks. Experimental results show that the proposed characterization method allows to linearly increase CPU time with 1.3X per bit comparing with exponentially increasing CPU time by the traditional characterization method. In addition, the proposed power modeling provides an average error of 6% compared to SPICE simulation results.
Document type :
Conference papers
Complete list of metadatas

https://hal.archives-ouvertes.fr/hal-00913885
Contributor : Jung Kyu Chae <>
Submitted on : Wednesday, December 4, 2013 - 2:58:16 PM
Last modification on : Thursday, March 21, 2019 - 2:30:33 PM

Identifiers

Citation

Jung Kyu Chae, Severine Bertrand, Pierre-Francois Ollagnon, Paul Mougeat, Jean-Arnaud Francois, et al.. Efficient State-Dependent Power Model for Multi-bit Flip-Flop Banks. IEEE International Midwest Symposium on Circuits and Systems, Aug 2013, Columbus, United States. pp.461-464, ⟨10.1109/MWSCAS.2013.6674685⟩. ⟨hal-00913885⟩

Share

Metrics

Record views

264