C. Ababei, Y. Feng, and B. Goplen, Placement and Routing in 3D Integrated Circuits, IEEE Design and Test of Computers, vol.22, issue.6, pp.1132-1140, 2003.
DOI : 10.1109/MDT.2005.150

J. L. Ayala, A. Sridhar, V. Pangracious, D. Atienza, and Y. Leblebici, Through Silicon Via-Based Grid for Thermal Control in 3D Chips, Nanonet Switzerland, vol.2, pp.90-98, 2009.

U. Farooq, H. Parvez, Z. Marrakchi, and H. Mehrez, Comparison between Heterogeneous Mesh-Based and Tree-Based Application Specific FPGA, pp.218-229, 2011.
DOI : 10.1007/978-3-642-19475-7_23

URL : https://hal.archives-ouvertes.fr/hal-01286069

R. Le, S. Reda, and R. I. Bahar, High-performance, cost-effective heterogeneous 3D FPGA architectures, ACM GLSVLSI, vol.2, pp.251-256, 2009.
DOI : 10.1145/1508128.1508203

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.505.4672

M. Lin, A. E. Gamal, Y. Lu, and S. Wong, Performance benefits of monolithically stacked 3D-FPGA, Proceedings of the internation symposium on Field programmable gate arrays , FPGA'06, pp.113-122, 2006.
DOI : 10.1145/1117201.1117219

Z. Marrakchi, H. Mrabet, U. Farooq, and H. Mehrez, FPGA Interconnect Topologies Exploration, International Journal of Reconfigurable Computing, vol.12, issue.10, pp.795-825, 2009.
DOI : 10.1109/4.62145

URL : https://hal.archives-ouvertes.fr/hal-01197287

V. Pangracious, Z. Marrakchi, E. Amouri, and H. Mehrez, Performance Analysis and Optimization of High Density Tree-Based 3D Multilevel FPGA, ARC, vol.7806, pp.197-203, 2013.
DOI : 10.1007/978-3-642-36812-7_19

URL : https://hal.archives-ouvertes.fr/hal-00872757

V. Pavlidis and E. Friedman, Interconnect-Based Design Methodologies for Three-Dimensional Integrated Circuits, Proceedings of the IEEE, pp.123-140, 2009.
DOI : 10.1109/JPROC.2008.2007473

A. Rahman, S. Das, A. Chandrakasan, and R. Reif, Wiring Requirments and Three-Dimensional Integration of Field Programmable Gate Arrays, SLIP ACM, vol.1, pp.291-301, 2001.

K. Siozios, A. Bartzas, and D. Soudris, Architecture-Level Exploration of Alternative Interconnection Schemes Targeting 3D FPGAs: A Software-Supported Methodology, International Journal of Reconfigurable Computing, vol.2008, pp.132-148, 2012.
DOI : 10.1109/TMTT.2005.852782