Formal and Fault Tolerant Design

Ammar Aljer 1 Philippe Devienne 2
2 DART - Contributions of the Data parallelism to real time
LIFL - Laboratoire d'Informatique Fondamentale de Lille, Inria Lille - Nord Europe
Abstract : Software quality and reliability were verified for a long time at the post-implementation level (test, fault sce-nario ...). The design of embedded systems and digital circuits is more and more complex because of inte-gration density, heterogeneity. Now almost ¾ of the digital circuits contain at least one processor, that is, can execute software code. In other words, co-design is the most usual case and traditional verification by simu-lation is no more practical. Moreover, the increase in integration density comes with a decrease in the reliabil-ity of the components. So fault detection, diagnostics techniques, introspection are essential for defect toler-ance, fault tolerance and self repair of safety-critical systems. The use of a formal specification language is considered as the foundation of a real validation. What we would like to emphasize is that refinement (from an abstract model to the point where the system will be implemented) could be and should be formal too in order to ensure the traceability of requirements, to man-age such development projects and so to design fault-tolerant systems correct by proven construction. Such a thorough approach can be achieved by the automation or semi-automation of the refinement process. We have studied how to ensure the traceability of these requirements in a component-based approach. Re-liability, fault tolerance can be seen here as particular refinement steps. For instance, a given formal specifi-cation of a system/component may be refined by adding redundancy (data, computation, component) and be verified to be fault-tolerant w.r.t. some given fault scenarios. A self-repair component can be defined as the refinement of its original form enhanced with error detection. We describe in this paper the PCSI project (Zero Defect Systems) based on B Method, VHDL and PSL. The three modeling approaches can collaborate together and guarantee the codesign of embedded systems for which the requirements and the fault-tolerant aspects are taken into account for the beginning and formally verified all along the implementation process.
Document type :
Conference papers
Liste complète des métadonnées

Cited literature [11 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-00832618
Contributor : Philippe Devienne <>
Submitted on : Tuesday, June 11, 2013 - 4:10:25 PM
Last modification on : Thursday, February 21, 2019 - 10:52:48 AM
Document(s) archivé(s) le : Thursday, September 12, 2013 - 4:06:28 AM

File

Devienne_Aljer_PMDE_2012.pdf
Files produced by the author(s)

Identifiers

  • HAL Id : hal-00832618, version 1

Collections

Citation

Ammar Aljer, Philippe Devienne. Formal and Fault Tolerant Design. 2nd Workshop on Process-based approaches for Model-Driven Engineering, Jul 2012, Denmark. ⟨hal-00832618⟩

Share

Metrics

Record views

318

Files downloads

314