P. A. Abdulla, K. Cerans, B. Jonsson, and Y. Tsay, General decidability theorems for infinite-state systems, Proceedings 11th Annual IEEE Symposium on Logic in Computer Science, pp.313-321, 1996.
DOI : 10.1109/LICS.1996.561359

P. A. Abdulla, G. Delzanno, N. B. Henda, and A. Rezine, Regular Model Checking Without Transducers (On Efficient Verification of Parameterized Systems), TACAS, pp.721-736, 2007.
DOI : 10.1007/978-3-540-71209-1_56

P. A. Abdulla, G. Delzanno, and A. Rezine, Parameterized verification of infinitestate processes with global conditions, CAV, pp.145-157, 2007.

J. Barnat, L. Brim, M. Ce?ka, and P. Ro?kai, DiVinE: Parallel Distributed Model Checker (Tool paper), HiBi/PDMC, pp.4-7, 2010.

K. Baukus, Y. Lakhnech, and K. Stahl, Parameterized Verification of a Cache Coherence Protocol: Safety and Liveness, VMCAI, pp.317-330, 2002.
DOI : 10.1007/3-540-47813-2_22

R. E. Bryant, S. K. Lahiri, and S. A. Seshia, Modeling and Verifying Systems Using a Logic of Counter Arithmetic with Lambda Expressions and Uninterpreted Functions, CAV, pp.78-92, 2002.
DOI : 10.1007/3-540-45657-0_7

S. Conchon, E. Contejean, J. Kanig, and S. Lescuyer, CC(X): Semantic Combination of Congruence Closure with Solvable Theories, Electronic Notes in Theoretical Computer Science, vol.198, issue.2, pp.51-69, 2008.
DOI : 10.1016/j.entcs.2008.04.080

D. L. Dill, A. J. Drexler, A. J. Hu, and C. H. Yang, Protocol verification as a hardware design aid, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors, pp.522-525, 1992.
DOI : 10.1109/ICCD.1992.276232

J. Filliâtre and K. Kalyanasundaram, Functory: A Distributed Computing Library for Objective Caml, TFP, pp.65-81, 2011.
DOI : 10.1007/978-3-642-32037-8_5

S. Ghilardi, E. Nicolini, S. Ranise, and D. Zucchelli, Towards SMT Model Checking of Array-Based Systems, IJCAR, pp.67-82, 2008.
DOI : 10.1007/978-3-540-71070-7_6
URL : https://hal.archives-ouvertes.fr/inria-00576600

S. Ghilardi and S. Ranise, Backward Reachability of Array-based Systems by SMT solving: Termination and Invariant Synthesis, Logical Methods in Computer Science, vol.6, issue.4, 2010.
DOI : 10.2168/LMCS-6(4:10)2010

S. Ghilardi and S. Ranise, MCMT: A Model Checker Modulo Theories, IJCAR, pp.22-29, 2010.
DOI : 10.1007/978-3-642-14203-1_3

O. Grumberg, T. Heyman, N. Ifergan, and A. Schuster, Achieving Speedups in Distributed Symbolic Reachability Analysis Through Asynchronous Computation, CHARME, pp.129-145, 2005.
DOI : 10.1007/11560548_12

I. Melatti, R. Palmer, G. Sawaya, Y. Yang, R. M. Kirby et al., Parallel and distributed model checking in Eddy, International Journal on Software Tools for Technology Transfer, vol.3, issue.1, pp.13-25, 2009.
DOI : 10.1007/s10009-008-0094-x
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.64.1743

S. Park and D. L. Dill, Protocol verification by aggregation of distributed transactions, CAV, pp.300-310, 1996.
DOI : 10.1007/3-540-61474-5_78