Design of a GF(64)-LDPC Decoder Based on the EMS Algorithm
Emmanuel Boutillon, Laura Conde-Canencia, Ali Al Ghouwayel

To cite this version:
Emmanuel Boutillon, Laura Conde-Canencia, Ali Al Ghouwayel. Design of a GF(64)-LDPC Decoder Based on the EMS Algorithm. IEEE Transactions on Circuits and Systems Part 1 Fundamental Theory and Applications, Institute of Electrical and Electronics Engineers (IEEE), 2013, 60 (10), pp.2644 - 2656. <10.1109/TCSI.2013.2279186>. <hal-00777131>

HAL Id: hal-00777131
https://hal.archives-ouvertes.fr/hal-00777131
Submitted on 31 Jan 2013

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Design of a GF(64)-LDPC Decoder Based on the EMS Algorithm

Emmanuel Boutillon, Senior Member, IEEE, Laura Conde-Canencia, Member, IEEE, and Ali Al Ghouwayel

Abstract—This paper presents the architecture, performance and implementation results of a serial GF(64)-LDPC decoder based on a reduced-complexity version of the Extended Min-Sum algorithm. The main contributions of this work correspond to the variable node processing, the codeword decision and the elementary check node processing. Post-synthesis area results show that the decoder area is less than 20% of a Virtex 4 FPGA for a decoding throughput of 2.95 Mbps. The implemented decoder presents performance at less than 0.7 dB from the Belief Propagation algorithm for different code lengths and rates. Moreover, the proposed architecture can be easily adapted to decode very high Galois Field orders, such as GF(4096) or higher, by slightly modifying a marginal part of the design.

Index Terms—Non-Binary low-density parity-check decoders, low-complexity architecture, FPGA synthesis, Extended Min Sum algorithm.

I. INTRODUCTION

The extension of binary Low-Density Parity-Check (LDPC) codes to high-order Galois Fields (GF(q), with q > 2), aims at further close the gap of performance with the Shannon limit when using small or moderate codeword lengths [1]. In [2], it has been shown that this family of codes, named Non-Binary (NB) LDPC, outperforms convolutional turbo-codes (CTC) and binary LDPC codes because it retains the benefits of steep waterfall region for short codewords (typical of CTC) and low error floor (typical of binary LDPC). Compared to binary LDPC, NB-LDPC generally present higher girths, which leads to better decoding performance. Moreover, since NB-LDPC are defined on high-order fields, it is possible to identify a closer connection between NB-LDPC and high-order modulation schemes. When associating binary LDPC to M-ary modulation, the demapper generates likelihoods that are correlated at the binary level, initializing the decoder with messages that are already correlated. The use of iterative demapping partially mitigates this effect but increases the whole decoder complexity. Conversely, in the NB case, the symbol likelihoods are uncorrelated, which automatically improves the performance of the decoding algorithms [3] [4]. Moreover, a better performance of the q-ary receiver processing has been observed in MIMO systems [5] [6]. Finally, NB-LDPC codes also outperform binary LDPC codes in the presence of burst errors [7] [8]. Further research on NB-LDPC considers their definition over finite groups G(q), which is a more general framework than finite Galois fields GF(q) [9]. This leads to hybrid [10] and split or cluster NB-LDPC codes [11], increasing the degree of freedom in terms of code construction while keeping the same decoding complexity.

From an implementation point of view, NB-LDPC codes highly increase complexity compared to binary LDPC, especially at the reception side. The direct application of the Belief Propagation (BP) algorithm to GF(q)-LDPC leads to a computational complexity dominated by O(q^2) and considering values of q > 16 results in prohibitive complexity. Therefore, an important effort has been dedicated to design reduced-complexity decoding algorithms for NB-LDPC codes. In [12] and [13], the authors present an FFT-Based BP decoding that reduces complexity to the order of O(d_c × q × log q), where d_c is the check node degree. This algorithm is also described in the logarithm domain [14], leading to the so-called log-BP-FFT. In [15] [16], the authors introduce the Extended Min-Sum (EMS), which is based on a generalization of the Min-Sum algorithm used for binary LDPC codes (17), [18] and [19]). Its principle is the truncation of the vector messages from q to n_m values (n_m << q), introducing a performance degradation compared to the BP algorithm. However, with an appropriate estimation of the truncated values, the EMS algorithm can approach, or even in some cases slightly outperform, the BP-FFT decoder. Moreover, the complexity/performance trade-off can be adjusted with the value of the n_m parameter, making the EMS decoder architecture easily adaptable to both implementation and performance constraints. A complexity comparison of the different iterative decoding algorithms applied to NB-LDPC is presented in [20]. Finally, the Min-Max algorithm and its selective-input version are presented in [21].

In the last years several hardware implementations of NB-LDPC decoding algorithms have been proposed. In [22] and [23], the authors consider the implementation of the FFT-BP on an FPGA device. In [24] the authors evaluate implementation costs for various values of q by the extension of the layered decoder to the NB case. An architecture for a parallel or serial implementation of the EMS decoder is proposed in [16]. Also, the implementation of the Min-Max decoder is considered in [25], [26] and optimized in [27] for GF(32). Finally, a recent paper [1] presents an implementation of a NB-LDPC decoder based on the Bubble-Check algorithm and a low-latency variable node processing [28].

Even if the theoretical complexity of the EMS is in the order of O(n_m × log n_m), for a practical implementation, the parallel insertion needed to reorder the vector messages at the
Elementary Check Node (ECN) increases the complexity to the order of \( O(n^2) \). An algorithm to reduce the EMS ECN complexity is introduced in [29] for a complexity reduction in the order of \( O(n_m \sqrt{m_n}) \). The complexity of this architecture was further reduced without sacrificing performance with the L-Bubble Check algorithm [30].

As the EMS decoder considers Log-Likelihood Ratios (LLR) for the reliability messages, a key component in the NB decoder is the circuit that generates the a priori LLRs from the binary channel values. An LLR generator circuit is proposed in [31], but this algorithm is software oriented rather than hardware oriented, since it builds the LLR list dynamically. In [32], an original circuit is proposed as well as the accompanying sorter which provides the NB LLR values to the processing nodes of the EMS decoder.

In this paper, we present a design and a reduced-complexity implementation of the L-Bubble Check EMS NB-LDPC decoder focusing our attention on the following points: the Variable Node (VN) update, the Check Node (CN) processing as a systolic array of ECNs and the codeword decision-making. Table I summarizes the notation used in the paper.

The paper is organized as follows: section II introduces ultra-sparse quasi-cyclic NB-LDPC codes, which are the one considered by the decoder architecture. This section also reviews NB-LDPC decoding with particular attention to the Min-Sum and the EMS algorithms. Section III is dedicated to the global decoder architecture and its scheduling. The VN architecture is detailed in section IV. The CN processor and the L-Bubble Check ECN architecture are presented in section V. Section VI is dedicated to performance and complexity issues and, finally, conclusions and perspectives are discussed in section VII.

## II. NB-LDPC Codes and EMS Decoding

This section provides a review of NB-LDPC codes and the associated decoding algorithms. In particular, the Min-Sum and the EMS algorithms are described in detail.

### A. Definition of NB-LDPC codes

An NB-LDPC code is a linear block code defined on a finite field \( \text{GF}(q) \) where \( q > 2 \). The construction of these codes is expressed as a set of parity-check equations over \( \text{GF}(q) \), where a single parity equation involving \( d_c \) codeword symbols is:

\[ \sum_{k=1}^{d_c} h_{j,k} x_k = 0, \quad h_{j,k} \text{ are the nonzero values of the } j\text{-th row of } H \text{ and the elements of } \text{GF}(q) \text{ are } \{0, \alpha^0, \alpha^1, \ldots, \alpha^{q^2-2}\}. \]

The dimension of the matrix \( H \) is \( M \times N \), where \( M \) is the number of parity-Check Nodes (CN) and \( N \) is the number of Variable Nodes (VN), i.e. the number of \( \text{GF}(q) \) symbols in a codeword. A codeword is denoted by \( X = (x_1, x_2, \ldots, x_N) \), where \( x_k, k = 1, \ldots, N \) is a \( \text{GF}(q) \) symbol represented by \( m = \log_2(q) \) bits as follows: \( x_k = (x_{k,1}, x_{k,2}, \ldots, x_{k,m}) \).

The Tanner graph of an NB-LDPC code is usually much more sparse than the one of its homologous binary counterpart for the same rate and binary code length ([33], [34]). Also, best error correcting performance is obtained with the lowest possible VN degree, \( d_v = 2 \). These so-called ultra-sparse codes [33] reduce the effect of stopping and trapping sets, and thus, the message passing algorithms become closer to the optimal Maximum Likelihood decoding. For this reason, all the codes considered in this paper are ultra-sparse. To obtain both good error correcting performance and hardware friendly LDPC decoder, we consider the optimized non-binary protograph-based codes [35] [36] with \( d_c = 2 \) proposed by D. Declercq et al. [37]. These matrices are designed to maximize the girth of the associated bi-partite graph, and minimize the multiplicity of the cycles with minimum length [38]. This NB-LDPC matrix structure is similar to that of most binary LDPC standards (DVB-S2, DVB-T2, WiMax,...), and allows different decoder schedulings: parallel or serial node processors2. Finally, the nonzero values of \( H \) are limited to only \( d_c \) distinct values and each parity check uses exactly those \( d_c \) distinct \( \text{GF}(q) \) values. This limitation in the choice of the \( h_{j,k} \) values reduces the storage requirements.

### B. Min-Sum algorithm for NB-LDPC decoding

The EMS algorithm [15] is an extension of the Min-Sum ([39] [40]) algorithm from binary to NB LDPC codes. In this

| TABLE I
<table>
<thead>
<tr>
<th>Notation</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Code parameters</strong></td>
</tr>
<tr>
<td>( n )</td>
</tr>
<tr>
<td>( m )</td>
</tr>
<tr>
<td>( H )</td>
</tr>
<tr>
<td>( M )</td>
</tr>
<tr>
<td>( N )</td>
</tr>
<tr>
<td>( d_c )</td>
</tr>
<tr>
<td>( d_v )</td>
</tr>
<tr>
<td>( h_{j,k} )</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>Notation for the decoding algorithm</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>( X )</td>
</tr>
<tr>
<td>( x_k )</td>
</tr>
<tr>
<td>( x_{k,i} )</td>
</tr>
<tr>
<td>( Y )</td>
</tr>
<tr>
<td>( y_k )</td>
</tr>
<tr>
<td>( y_{k,i} )</td>
</tr>
<tr>
<td>( n_m )</td>
</tr>
<tr>
<td>( L^k(x) )</td>
</tr>
<tr>
<td>( S^k )</td>
</tr>
<tr>
<td>( C )</td>
</tr>
<tr>
<td>{ ( L^k(x) ) }</td>
</tr>
<tr>
<td>( C V^k )</td>
</tr>
<tr>
<td>( V C^j )</td>
</tr>
<tr>
<td>( \lambda^k )</td>
</tr>
<tr>
<td>( \lambda^k(l) )</td>
</tr>
<tr>
<td>( L^k(l) )</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th><strong>Architecture parameters</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td>( n_k )</td>
</tr>
<tr>
<td>( n_o )</td>
</tr>
<tr>
<td>( n_{dec} )</td>
</tr>
<tr>
<td>( n_{op} )</td>
</tr>
<tr>
<td>( L_{dec} )</td>
</tr>
<tr>
<td>( L_{VN} )</td>
</tr>
<tr>
<td>( L_{CN} )</td>
</tr>
<tr>
<td>( n_{bb} )</td>
</tr>
<tr>
<td>( S_{C2V} )</td>
</tr>
<tr>
<td>( S_{C2V} )</td>
</tr>
</tbody>
</table>
section we review the principles of the Min-Sum algorithm, starting with the definition of the NB LLR values and the exchanged messages in the Tanner graph.

1) Definition of NB LLR values: Considering a BPSK modulation and an Additive White Gaussian Noise (AWGN) channel, the received noisy codeword $Y$ consists of $N \times m$ binary symbols independently affected by noise: $Y = (y_{1,1} y_{1,2} \cdots y_{1,m} y_{2,1} \cdots y_{N,m})$, where $y_{k,i} = B(x_{k,i}) + w_{k,i}$, $k \in \{1, 2, \ldots, N\}$, $i \in \{1, \ldots, m\}$, $w_{k,i}$ is the realization of an AWGN of variance $\sigma^2$ and $B(x) = 2x - 1$ represents the BPSK modulation that associates symbol ‘-1’ to bit 0 and symbol ‘+1’ to bit 1.

The first step of the Min-Sum algorithm is the computation of the LLR value for each symbol of the codeword. With the hypothesis that the GF($q$) symbols are equiprobable, the LLR value $L^k(x)$ of the $k^{th}$ symbol is given by [21]:

$$L^k(x) = \ln \left( \frac{P(y_k|x_k)}{P(y_k|\bar{x}_k)} \right)$$  \hspace{1cm} (1)

where $\bar{x}_k$ is the symbol of GF($q$) that maximizes $P(y_k|x)$, i.e. $\bar{x}_k = \{\arg \max_{x \in \text{GF}(q)} P(y_k|x)\}$.

Note that $L^k(\bar{x}_k) = 0$ and, for all $x \in \text{GF}(q)$, $L^k(x) \geq 0$. Thus, when the LLR of a symbol increases, its reliability decreases. This LLR definition avoids the need to re-normalize the messages after each node update computation and permits to reduce the effect of quantization when considering finite precision representation of the LLR values.

As developed in [32], $L^k(x)$ can be expressed as:

$$L^k(x) = \sum_{i=1}^{m} \left( \frac{(y_{k,i} - B(x_{i}))^2}{2\sigma^2} + \frac{y_{k,i} - B(\bar{x}_{k,i})^2}{2\sigma^2} \right)$$  \hspace{1cm} (2)

$$= \frac{1}{2\sigma^2} \sum_{i=1}^{m} \left( 2y_{k,i}(B(\bar{x}_{k,i}) - B(x_i)) \right)$$  \hspace{1cm} (3)

Using (3), $L^k(x)$ can be written as:

$$L^k(x) = \sum_{i=1}^{m} |\text{LLR}(y_{k,i})| \Delta_{k,i},$$  \hspace{1cm} (4)

where $\Delta_{k,i} = x_i \oplus \bar{x}_{k,i}$, i.e. $\Delta_{k,i} = 0$ if $x_i$ and $\bar{x}_{k,i}$ have the same sign, 1 otherwise and $\text{LLR}(y_{k,i}) = \frac{2}{\sigma^2}y_{k,i}$ is the LLR of the received bit $y_{k,i}$.

2) Definition of the edge messages: The Check to Variable (CV) and the Variable to Check (VC) messages associated to edge $h_{j,k}$ are denoted $C2V^{k}_{j}$ and $V2C^{k}_{j}$, respectively. Since the degree of the VN is equal to 2, we denote the two CV (respectively V2C) messages associated to the variable node $k$ ($k = 1 \ldots N$) $C2V^{k}_{j_{k}(1)}$ and $C2V^{k}_{j_{k}(2)}$ (respectively $V2C^{k}_{j_{k}(1)}$ and $V2C^{k}_{j_{k}(2)}$) where $j_{k}(1)$ and $j_{k}(2)$ indicate the position of the two nonzero values of the $k^{th}$ column of matrix $H$.

Similarly, the $d_c$ CV (respectively V2C) messages associated to CN $j$ ($j = 1 \ldots M$) are denoted $C2V^{j_{k}(v)}_{j}$ (respectively $V2C^{j_{k}(v)}_{j}$), $v = 1 \ldots d_c$, where $j_{k}(v)$ indicates the position of the $v^{th}$ nonzero value in the $j^{th}$ row of $H$.

3) The Min-Sum decoding process: The Min-Sum algorithm is performed on the Tanner bi-partite graph. At high level, this algorithm does not differ from the classical binary decoding algorithms that use the horizontal shuffle scheduling [41] or the layered decoder [42] principle.

The decoding process iterates $n_t$ times and for each iteration $M$ CN updates and $M \times d_c$ VN updates are performed. During the last iteration a decision is taken on each symbol, the decoded symbol is denoted by $\hat{x}_k$ and the decided codeword by $\hat{C}$. The codeword decision performed in the VN processors concludes the decoding process and the decoder then sequentially outputs $\hat{C}$ to the next block of the communication chain.

The steps of the algorithm can be described as:

**Initialisation:** generate the intrinsic message $\{L^k(x)\}_{x \in \text{GF}(q)}$, $k = 1 \ldots N$ and set $V2C^k_{j_{k}(v)} = L^k$ for $k = 1 \ldots N$ and $v = 1, 2$.

**Decoding iterations:** for 1 to the maximum number of iterations

**for** ($j = 1 \ldots M$) **do**

1) Retrieve in parallel from memory $V2C^j_{j_{k}(v)}$, $v = 1 \ldots d_c$ messages associated to CN $j$.

2) Perform CN processing to generate $d_c$ new $C2V^j_{j_{k}(v)}$, $v = 1 \ldots d_c$ messages.

3) For each variable node $j_{k}(v)$ connected to CN $j$, update the second $V2C$ message using the new $C2V$ message and the $L^k$ intrinsic message.

**Final decision** For each variable node, make a decision $\hat{x}_k$ using the $C2V^{j_{k}(1)}_{j}$, $C2V^{j_{k}(2)}_{j}$ messages and the intrinsic message.

4) VN equations in the Min-Sum algorithm: Let $L(x)$, $V2C(x)$ and $C2V(x)$ be respectively the intrinsic, V2C and CV LLR values associated to symbol $x$. The decoding equations are:

**Step 1:** VN computation : for all $x \in \text{GF}(q)$

$$V2C(x) = C2V(x) + L(x)$$  \hspace{1cm} (5)

**Step 2:** Determination of the minimum V2C LLR value

$$\hat{x} = \arg \min_{x \in \text{GF}(q)} \{V2C(x)\}$$  \hspace{1cm} (6)

**Step 3:** Normalization

$$V2C(x) = V2C(x) - V2C(\hat{x})$$  \hspace{1cm} (7)

5) CN equations in the Min-Sum algorithm: With the forward-backward algorithm [43] a CN of degree $d_c$ can be decomposed into 3($d_c - 2$) ECNs, where an ECN has two input messages $U$ and $V$ and one output message $E$ (see Figure 7).

$$E(x) = \min_{x_u, x_v \in \text{GF}(q)} \{U(x_u) + V(x_v)\}_{x_u \oplus x_v = x}$$  \hspace{1cm} (8)

where $\oplus$ is the addition in GF($q$).

Note that the multiplicative coefficients associated to the edge of the Tanner graph are included in the CN processor.
6) Decision-making equations in the Min-Sum algorithm: The decision $\hat{c}_k, k = 1 \ldots N$ is expressed as:

$$\hat{c}_k = \arg \min_{x \in \mathbb{GF}(q)} \{C2V^k_{j_k(1)}(x) + C2V^k_{j_k(2)}(x) + L^k(x)\} \quad (9)$$

C. The EMS algorithm

The main characteristic of the EMS is to reduce the size of the edge messages from $q$ to $n_m$ ($n_m << q$) by considering the sorted list of the first smallest LLR values (i.e., the set of the $n_m$ most probable symbols) and by giving a default LLR value to the others.

Let $\lambda^k$ be the EMS message associated to the $k^{th}$ symbol $x_k$ knowing $y_k$ (the so-called intrinsic message). $\lambda^k$ is composed of $n_m$ couples $(\lambda^k(l)^L, \lambda^k(l)^{GF})_{l=1 \ldots n_m}$, where $\lambda^k(l)^{GF}$ is a $\mathbb{GF}(q)$ element and $\lambda^k(l)^L$ is its associated LLR: $L^k(\lambda^k(l)^{GF}) = \lambda^k(l)^L$. The LLR verifies $\lambda^k(1)^L \leq \lambda^k(2)^L \leq \ldots \leq \lambda^k(n_m)^L$. Moreover, $\lambda^k(1)^L = 0$. In the EMS, a default LLR value $\lambda^k(n_m)^L + O$ is associated to each symbol of $\mathbb{GF}(q)$ that does not belong to the set $\{\lambda^k((l)^{GF})_{l=1 \ldots n_m}\}$, where $O$ is a positive offset whose value is determined to maximize the decoding performance [15].

The structure of the V2C and the C2V messages is identical to the structure of the intrinsic message $\lambda^k$. The output message of the VN should contain only, in sorted order, the first $n_m$ smallest LLR values $V2C(l)^L, l = 1 \ldots n_m$ and their associated GF symbols $V2C(l)^{GF}, l = 1 \ldots n_m$. Similarly, the output message of the CN contains only the first $n_m$ smallest LLR values $C2V(l)^L, l = 1 \ldots n_m$ (sorted in increasing order), their associated GF symbols $C2V(l)^{GF}, l = 1 \ldots d_c$ and the default LLR value $C2V(n_m)^L + O$.

Except for the approximation of the exchanged messages, the EMS algorithm does not differ from the Min-Sum algorithm, i.e., it corresponds to equations (5) to (9).

III. ARCHITECTURE AND DECODING SCHEDULING

This section presents the architecture of the decoder and its characteristics in terms of parallelism, throughput and latency.

A. Level of parallelism

We propose a serial architecture that implements a horizontal shuffled scheduling with a single CN processor and $d_c$ VN processors. The choice of a serial architecture is motivated by the surface constraints as our final objective is to include the decoder in an existing wireless demonstrator platform (see section VI). The horizontal shuffled scheduling provides faster convergence because during one iteration a CN processor already benefits from the processing of a former CN processor. This simple serial design constitutes a first FPGA implementation to be considered as a reference for future parallel or partial-parallel enhanced architecture designs.

B. The overall decoder architecture

The overall view of the decoder architecture is presented in Figure 1. A single CN processor is connected to $d_c$ VN processors and $d_c$ RAM V2C memory banks. The CN processor receives in parallel $d_c$ V2C messages and provides, after computation, $d_c$ C2V messages. The C2V messages are then sent to the VN processors to compute the V2C messages of their second edge.

Note that, for the sake of simplicity, we have omitted the description of the permutation nodes that implement the $\mathbb{GF}(q)$ multiplications. The effect of this multiplication is to replace the $\mathbb{GF}(q)$ value $V2C^{GF}(l)$ by $V2C^{GF}(l) \times h_{jk}$ where the $\mathbb{GF}$ multiplication requires only a few XOR operations.

1) Structure of the RAMs: The channel information $Y$ and the V2C message associated to the $N$ variables are stored in $d_c$ memory banks $\text{RAM}_y$ and $\text{RAM}$ V2C respectively. Each memory bank contains information related to $N/d_c$ variables. In the case of $\text{RAM}_y$, the $(y_{k,i})_{i=1 \ldots m}$ received values associated to the variable $x_k$ are stored in $m$ consecutive memory addresses, each of size $n_y$ bits, where $n_y$ is the number of bits of the fixed-point representation of $y_{k,i}$ (i.e. the size of $\text{RAM}_y$ is $(N/d_c \times m)$ words of $n_y$ bits). Similarly, each RAM V2C is also associated to $N/d_c$ variables. The information $V2C_k$ related to $x_k$ is stored in $n_m$ consecutive memory addresses, each location containing a couple $(V2C^{GF}(l), V2C^{GF}(l))$, i.e., two binary words of size $(n_b, m)$, where $n_b$ is the number of bits to encode the $V2C^L(l)$ values. To reduce memory requirements, for each symbol $x_k$, only the channel samples $y_{k,i}$ and the extrinsic messages are stored in the RAM block. The intrinsic LLR are stored after their computation but they are overwritten by the V2C messages during the first decoding iteration. Each time an intrinsic LLR is required for the VN update, it is re-computed in the VN processor by the LLR generator circuit. Such approach avoids the memorisation of all the LLR of the input message ($q$ messages) and thus, saves significant area when considering high-order Galois Fields ($q \geq 64$).

The partition of the $N$ variables in the $d_c$ memories is a coloring problem: the $d_c$ variables associated to a given CN should be stored each in a different memory bank to avoid memory access conflicts (i.e., each memory bank must have a different color). A general solution to this problem has been

\footnote{In this paper, we represent two separate RAMs for the sake of clarity. However, in the implementation, $\text{RAM}_y$ and $\text{RAM}$ V2C are merged into a single RAM.}
studied in [45]. Since the NB-LDPC matrices considered in our study are highly structured (see [37]), the problem of partitioning is solved by the structure of the code.

2) Wormhole layer scheduling: The proposed architecture considers a wormhole scheduling. The decoding process starts reading the stored Y and V2C information sequentially and sends, in \(m + n_m\) clock cycles, the whole V2C message to the CN. After a maximum delay \(L_{CN}\), the CN starts to send the \(C2V\) messages to the VN processors, again with a value \(C2V(l), l = 1 \ldots n_m\) at each clock cycle.\(^5\)

After a delay of \(L_{VN}\) (see section V-B), the VNs send the new V2C messages to the memory. The process is pipelined, i.e., every \(\Delta = (m + L_{CN} + n_m)\) clock cycles, a new CN processing is started. The total time to process \(n_{it}\) decoding iterations is:

\[
L_{dec} = n_{it} \times M \times \Delta + L_{VN} + n_m \tag{10}
\]

where \(L_{dec}\) is given in clock cycles. Figure 2 illustrates the scheduling of the decoding process.

3) The decoding steps: The decoding process iterates \(n_{it}\) times performing \(M\) CN updates and \(M \times d_c\) VN updates at each iteration. During the last iteration a decision is taken on each symbol. The codeword decision is performed in the VN processors. This concludes the decoding process and the scheduler then sequentially outputs \(\hat{C}\) to the next block of the communication chain. Note that the interface of the decoder is then rather simple:

1) Load \(y_k\) and store them in RAMy (\(N \times m\) clock cycles).
2) Compute intrinsic information from \(y_k\) to initialize the V2C messages.
3) Perform the \(n_{it}\) decoding iterations.
4) During the second edge processing of the last iteration, use the decision process to determine \(e\).
5) Output the decoded message (\(N\) clock cycles) and wait for the new input codeword to decode.

IV. VARIABLE NODE ARCHITECTURE

Although most papers on NB-LDPC decoder architectures focus on the CN, the implementation of the VN architecture is almost as complex, if not more, than the implementation of the CN in terms of control. In the proposed decoder, the VN processor works in three different steps: 1) the intrinsic generation; 2) the VN update and 3) the codeword decision. During the first steps, prior to the decoding iterations, the Intrinsic Generation Module (IGM) circuit is active and generates the intrinsic message \((\lambda^k)_{k=1\ldots N}\) from the received \(y_k\) samples. During the VN update, all the blocks of the VN processor, except the Decision block, are active. Finally, during the last decoding iteration, the Decision block is active (see Figure 3).

A. The Intrinsic Generator Module (IGM)

The role of the IGM is to compute the \(\lambda^k\) intrinsic messages. In [32], the authors propose an efficient systolic architecture to perform this task. The purpose is to iteratively construct the intrinsic LLR list considering, at the beginning, only the first coordinate, then the first two coordinates and so on, up to the complete computation of the intrinsic vector. The systolic architecture works as a FIFO that can be fed when needed. Once the input symbols \(y_{k,i}\) are received, and after a delay of \(m + 2\) clock cycles \((m = \log_2(q))\), the IGM generates a new output \(\lambda^k(l)\) at every clock cycle. When pipelined, this module generates a new intrinsic vector every \(n_m + 1\) clock cycles. Each intrinsic message is stored in the corresponding V2C memory location in order to be used during the first step of the iterative decoding process.

In the present design, in order to minimize the amount of memory, the intrinsic messages are not stored but regenerated when needed, i.e., during each VN update of the iterative decoding process. This choice was dictated by the limited memory resources of the existing FPGA platform. In another context, it could be preferable to generate only once the intrinsic messages, store them in a specific memory and retrieve them when needed.

B. The VN update

In the VN processor, the blocks involved in the VN update are the following: the elementary LLR generator (eLLR), the Sorter, the IGM, the Flag memory and the Min block.

The task of the VN update is simple: it extracts in sorted order the \(n_m\) smallest values, and their associated GF(q) symbols, from the set \(S = \{C2V(c)(x) + L(x)\}\) indexed by \(x \in \mathrm{GF}(q)\) to generate the new V2C message.

\[y \rightarrow (C2V_{new})_0 \rightarrow \text{IGM} \rightarrow \text{Min} \rightarrow \text{Decision} \]

Fig. 3. Variable node architecture of the EMS NB-LDPC decoder

\(\Delta\) cycles

\[\begin{align*}
\text{RAM} \rightarrow \text{CN} & \quad \text{y} \quad \text{C2V} \quad \text{y} \quad \text{C2V} \\
\text{CN} \rightarrow \text{VN} & \quad \text{L}_{CN} \quad \text{n}_m\text{cycles} \\
\text{VN} \rightarrow \text{RAM} & \quad \text{L}_{VN} \quad \text{n}_m\text{cycles} \\
\end{align*}\]

Fig. 2. Scheduling of the global architecture
The set of GF(q) values can be divided into two disjoint subsets \( S_{C2V} \) and \( \bar{S}_{C2V} \), with \( S_{C2V} \) the subset of GF(\( q \)) defined as \( S_{C2V} = \{ C2V_{GF}(l) \}_{l=1}^{n_{m}} \). In this set, \( C2V^{L}(x) = C2V^{L}(l) \), with \( l \) such that \( C2V_{GF}(l) = x \). The second set, \( \bar{S}_{C2V} \), contains the symbols not in \( S_{C2V} \). If \( x \in \bar{S}_{C2V} \), then \( C2V^{L}(x) \) takes the default value \( C2V^{L}(n_{m})+O \) (see section II-C). The generation of \( S_{C2V} \) is done serially in 3 steps:

1) \( C2V_{GF}(l) \) is sent to the eLLR module to compute \( L(C2V_{GF}(l)) \) according to (4). The value of \( C2V_{GF}(l) \) is also used to put a flag from 0 to 1 in the flag memory of size \( q = 2^{m} \) to indicate that this GF(\( q \)) value now belongs to \( S_{C2V} \). To be specific, the flag memory is implemented as two memory blocks in parallel, working in ping-pong mode to allow the pipeline of two consecutive C2V messages without conflicts.

2) \( L(C2V_{GF}(l)) \) is added to \( C2V^{L}(l) \) to generate \( S_{C2V}(l) \). Note that \( S_{C2V} \) is no more sorted in increasing order.

3) The Sorter reorders serially the values in \( S_{C2V} \) in increasing order. The architecture of this Sorter is described in section IV-C.

The IGM is used to generate the second set \( \bar{S}_{C2V} \). Each output value \( \lambda(l) \) of the IGM is first added to \( C2V^{L}(n_{m})+O \). Then, if \( \lambda(l) \) belongs to \( \bar{S}_{C2V} \) (i.e. the flag value at address \( \lambda(l) \) in the flag memory equals ‘1’), the value is discarded and a new value \( \lambda(l+1) \) is provided by the IGM component to the Min component.

The Min component serially selects the input with the minimum LLR value from \( S_{C2V} \) and \( \bar{S}_{C2V} \). Each time it retrieves a value from a set, it triggers the production of a new value of this set until all the \( n_{m} \) values of V2C are generated.

C. The architecture of the Sorter block in the VN

The Sorter block in the VN processor is composed of \( \lceil \log_{2}(n_{m}) \rceil \) stages, where \( x \) is the smallest integer greater than or equal to \( x \) (see Figure 4). The \( i^{th} \) \( (i = 1, \ldots, \lceil \log_{2}(n_{m}) \rceil) \) stage serially receives two sorted lists of size \( 2^{i-1} \), and provides a sorted list of size \( 2^{i} \). The first received list goes into FIFO\_H and the second list goes into FIFO\_L. Then, the Min\_Select block compares the first values of the two FIFOs, pulls the minimum one from the corresponding FIFO and outputs it. In practice, a stage starts to output the sorted list as soon as the first element of the second list is received. The latency of a stage is then \( 2^{i-1}+1 \) clock cycles, plus one cycle for the pipeline, i.e. \( 2^{i-1}+2 \) clock cycles. The size of FIFO\_H is double (i.e. \( 2 \times 2^{i-1} \)) in order to allow receiving a new input list while outputting the current sorted list.

As an example, to order a list of \( n_{m} = 16 \) values, the Sorter consists of 4 stages. The first stage receives 16 sequences of size \( 2^{4} = 1 \) and outputs 8 sorted lists of size \( 2^{1} = 2 \) (i.e. the elements are ordered by couples). The second stage outputs 4 lists of size \( 2^{3} = 4 \), the third stage outputs 2 lists of size 8 and, finally, the last stage outputs the whole sorted list of size \( 2^{4} = 16 \). The global latency of the Sorter is then expressed as:

\[
L_{\text{sorter}}(n_{m}) = \sum_{i=1}^{\lceil \log_{2}(n_{m}) \rceil} (2^{i-1} + 2) \tag{11}
\]

Note that the sorter is able to process continuously blocks of size power of two, i.e., for \( n_{m} = 12 \), it is able to process a new block every 16 clock cycles and the latency is \( L_{\text{sorter}}(n_{m}) = 23 \).

D. Decision circuit architecture

The architecture of the simplified codeword decision circuit is presented in Figure 5. The optimal decoding is given by:

\[
c_{k} = \min_{x \in \text{GF}(q)} \{C2V_{j_{k}(2)}^{k}(x) + C2V_{j_{k}(2)}^{k}(x) + L(x)\} \tag{12}
\]

Since the decision is done during the second branch update, we can replace in equation (12) \( C2V_{j_{k}(1)}^{k}(x) + L(x) \) by \( V2C_{j_{k}(2)}^{k}(x) \) (see equation (5)). Thus, we can write:

\[
c_{k} = \min_{x \in \text{GF}(q)} \{V2C_{j_{k}(2)}^{k}(x) + C2V_{j_{k}(2)}^{k}(x)\} \tag{13}
\]

The processing of this equation is rather complex, since it requires either an exhaustive search for all values of \( x \), or a complex Content Addressable Memory (CAM) to search for the common GF(q) values in the V2C and C2V messages. At this point, any method leading to a hardware simplification without significant performance degradation can be accepted. In a very pragmatic way, we tried several methods and we propose to replace, \( \cdot \), in equation (13), \( x \in \text{GF}(q) \) by \( x \in \{V2C_{j_{k}(2)}^{k}(m)\}_{m=1,2,3} \) in order to reduce the size of the CAM from \( n_{m} \) to 3.

Let \( S_{0} \) be the set of the common values between the C2V and V2C messages, indexed by \( m \):

\[
S_{0} = \{\{C2V_{j_{k}(2)}^{k}(l)\}_{l=1}^{n_{m}}\} \cap \{\{V2C_{j_{k}(2)}^{k}(m)\}_{l=1,2,3}\} \tag{14}
\]

The decided symbol \( \hat{c}_{k} \) is defined as:

\[
\hat{c}_{k} = \min_{\{V2C_{j_{k}(2)}^{k}(3) + C2V_{j_{k}(2)}^{k}(l) + V2C_{j_{k}(2)}^{k}(m)\}} \tag{15}
\]

where \( \min \) refers to the associated GF(q) value.

Figure 5 presents the architecture of the Decision circuit.

Figure 6 shows performance simulation of the decision circuit comparing CAM sizes 3 and 12 for 8 and 20 decoding iterations. Note that reducing the CAM size from 12 to 3 does not introduce any performance loss when considering 20 decoding iterations.
E. The latency of the VN

The critical path in the VN is the one containing the Sorter block, because this block waits for the arrival of the last C2V message to start its processing. The latency $L_{VN}$ is then determined by the latency of the Sorter, i.e., $L_{sorter}$, plus a clock cycle for the adder and another one for the Min block.

$$L_{VN} = L_{sorter}(n_m) + 2 \quad (16)$$

V. THE CHECK NODE PROCESSOR

The CN processor receives $d_c$ messages $V2C_j^{(v)}$, performs its update based on the parity test described in equation (8), and generates $d_c$ messages $C2V_j^{(v)}$ to be sent to the corresponding $d_c$ VNs. The processing of the received messages is executed according to the Forward-Backward algorithm [43] which splits the data processing into 3 layers of $d_c - 2$ ECNs, as shown in Figure 7. The main advantage of this architecture is that it can be easily modified to implement different values of $d_c$ (i.e., to support different code rates).

Each ECN receives two vector messages $U$ and $V$, each one composed of $n_m$ (LLR,GF) couples, and outputs a vector message $E$ whose elements are defined by equation (8) [15] [16]. This equation corresponds to extracting the $n_m$ minimum values of a matrix $T_{\Sigma}$, defined as $T_{\Sigma}(i,j) = U(i) + V(j)$, for $(i,j) \in [1,n_m]^2$. In [16], the authors propose the use of a sorter of size $n_m$ which gives a $O(n_m^2)$ computational complexity and constitutes the bottleneck of the EMS algorithm. In order to reduce this computational complexity, two simplified algorithms were proposed [29] [30]. In [29] the Bubble-Check algorithm simplifies the ECN processing by exploiting the properties of the matrix $T_{\Sigma}$ and by considering a two-dimensional solution of the problem. This results in a reduction of the size of the sorter, theoretically in the order of $\sqrt{n_m}$. It is also shown in [29] that no performance loss is introduced when considering a size of the sorter smaller than the theoretical one.

In [30], the authors suppose that the most reliable symbols are mainly distributed in the first two rows and two columns of matrix $T_{\Sigma}$ and propose to use the so called L-Bubble Check which presents an interesting performance/complexity tradeoff for the EMS ECN processing. As depicted in Figure 8, the $n_{\text{bub}} = 4$ values in the sorter are initialized with the matrix values $T_{\Sigma}(i,1)$, for $i = 1, \ldots, 4$, and only a maximum of $4 \times n_m - 4$ values in $T_{\Sigma}$ are considered in the ECN processing. $T_{\Sigma}(i,j) = U(i) + V(j)$

A. The L-Bubble ECN Architecture

The L-Bubble ECN architecture is depicted in Figure 9. The input values are stored in two RAMs $U$ and $V$ to be read during the ECN processing. At each clock cycle, each RAM
receives a new (LLR, GF) couple and outputs a couple from a predetermined address. The LLR values of the couples read from the RAMs are added and the associated GF symbols are Xored (added modulo 2) to generate an element $T_S(i', j')$ that feeds the sorter. This sorter is composed of four registers $B @ \text{ind}$ with $@\text{ind} \in \{0, 1, 2, 3\}$ (from left to right), four multiplexers and one $\text{Min}$ operator that outputs the (LLR, GF) couple having the minimum LLR value.

The values fetched from the memories are denoted by $U(i')$ and $V(j')$, the values $U(i') + V(j')$ are named bubbles and feed the registers. The bubbles are tagged as follows: $@0 : (1, j)$, $@1 : (2, j)$, $@2 : (i, j)$, $@3 : (i, 1)$. This addressing scheme is based on the position of the bubbles in the $T_S$ matrix.

The complete ECN operation can be summarized as:

1) Read $U(i')$ and $V(j')$ from memories $U$ and $V$.
2) Compute $T_S(i', j') = U(i') + V(j')$. This bubble feeds the sorter to replace the bubble extracted in the preceding cycle. The corresponding register is thus bypassed.
3) Using the $\text{Min}$ operator, determine the minimum bubble in the sorter and its associated index $\text{Ind upd} = \arg \min \{B_n, i = 0, \ldots, 3\}$.
4) From $\text{Ind upd}$, update the address of the $i^{th}$ bubble and store it for the next cycle. The replacing rule is:
   
   a) if $\text{Ind upd} = 0$ or 1, then $(i', j') = (i, j + 1)$
   b) elseif $\text{Ind upd} = 3$ & $j = 1$ then $(i', j') = (3, 2)$
   c) else $(i', j') = (i + 1, j')$

This architecture guarantees the generation of the ordered list $U^L(i) + V^L(j)$. However, redundant associated GF symbols may appear, which are deleted at the output of the ECN [16]. In order to compensate this redundancy, $n_{op}$ operations are performed in the ECN. Simulation results showed that the best performance/complexity trade-off is obtained for $n_{op} = n_m + 1$.

The critical path of the CN processor is then imposed by the ECN computation composed of RAM access, an adder, two serial comparators and an index update operation.

**B. Multiplication and division in GF($q$)**

As described in section II, the messages crossing the edges between VN and CNs are multiplied by predetermined GF($q$) coefficients $a_{j,k}$ when entering the CN and divided by the same coefficients (i.e. multiplied by $a_{j,k}^{-1} = a_q^{-1} a_{j,k}$) when leaving the CN towards the VN. In order to perform these multiplications in GF($q$), we have designed two wired multipliers dedicated to perform the multiplication over GF($2^8$). Each multiplier implemented on Virtex IV consumes 14 slices and operates at 900 MHz. The operands of the multiplier are the $V 2C^{GF}$ (respectively, the $C2V^{GF}$) and the predefined coefficients stored in Read Only Memory (ROM) called $ROM_{mul}$ (respectively $ROM_{div}$). Each ROM contains a $M \times 6m$ binary matrix, where each entry contains the six GF($q$) coefficients.

**C. Timing Specifications**

This section describes the timing and scheduling details of the CN processor in the NB-LDPC EMS decoder. We first consider the scheduling at the ECN level and then at the CN processor, which is composed of three layers of serially concatenated ECNs.

1) **ECN timing specifications:** Figure 10 depicts the operations executed in the ECN at each Clock Cycle (CC). In this Figure, WM stands for Write Memory, RM for Read Memory, Ind upd for Index Update and NV for Non Valid output. The input data is represented by **D** and corresponds to two (LLR, GF) incoming couples. Finally, **E** represents the output (LLR, GF) couple.

The **Sorter** is represented by a vertical rectangle where a blank case represents an empty register and a dark one a filled one. At CC0, the vectors $U$ and $V$ receive their first inputs to be stored in the RAMs at CC1. At CC2, the stored messages are read, fed to the adder and then to the sorter. As shown in Figure 10, the first register is filled (dark case) with the adder output and this (LLR, GF) couple directly goes to the output (E1) as it corresponds to the minimum LLR value

6

The latency of the ECN is 2 cycles. During the next three CCS, the ECN receives three new data couples and outputs three NV outputs. This 3-CC latency is denoted as Sorter Filling Latency (SFL). After the SFL, at CC4, the four registers in the sorter are filled and the second valid data couple is output.

The number of cycles needed to generate $n_m$ valid outputs is then $n_m + 3$. However, due to the redundant GF($q$) symbols that may appear when adding two input messages in $U$ and $V$, some extra cycles are allowed in order to guarantee the generation of $n_m$ different GF($q$) symbols. To be specific, we consider $n_{op} = n_m + 1$, as detailed in section III-B2.

2) **CN timing specifications:** The Forward-Backward implementation of the CN processor consists of three layers of $d_e - 2$ serially concatenated ECNs (see Figure 7). Let $ECN_{l,i}$ denote the $i^{th}$ ECN of layer $l$, where the numerical is
considered from left to right and top to bottom. The execution progress for each CC is depicted in Figure 11. The inputs $U_0(0)$ and $U_2(0)$ (resp. $U_4(0)$ and $U_5(0)$) feed ECN1 $L_1$, (resp. ECN4 $L_1$). Note that only these two ECNs have both inputs directly connected to the RAMs. All the other ECNs have at least one input generated by an adjacent ECN. Because of the latency contraints of the ECN, ECN1 $L_1$ and ECN4 $L_1$ provide their first output at CC2. These outputs activate ECN2 $L_1$ and ECN3 $L_1$, that deliver their first output at CC4.

Note that each ECN is in SFL after the generation of its first output. This means that at each of the following three CCs, an NV output is delivered. Four different states are then possible for an ECN:

1. **State 1**: Non active.
2. **State 2**: Generating first output. The sorter is not filled.
3. **State 3**: Generating a NV output. The sorter is not completely filled yet.
4. **State 4**: Generating a valid output and the sorter is filled. At this state, all the generated outputs are valid.

The global CN execution is represented in Figure 11. At each CC, the state of each ECN in the Forward/Backward architecture is indicated. For example, at CC0, no ECN is active (State 1). As the ECN latency for the first valid output is 2 CCs, ECN1 $L_1$ and ECN4 $L_2$ are in State 2 at CC2; ECN2 $L_1$ and ECN3 $L_2$ are in State 2 at CC4; at CC6, ECN3 $L_3$, ECN2 $L_3$, ECN2 $L_3$ and ECN3 $L_3$ are in State 2; finally, at CC8, ECN1 $L_3$ and ECN4 $L_3$ are in State 2, as well as ECN1 $L_2$ and ECN4 $L_4$. From CC12, all the outputs are valid, as all the ECNs are in State 4.

The decoding process of the whole CN is constrained by ECN1 $L_3$ and ECN4 $L_3$. For these ECNs, the latency to output the first value is $2(d_c - 2)$. The SFL then follows (i.e. 3 CCs) and during the next $n_{op} - 1$ CCs, the rest of the message is output. The latency $L_{CN}$ of the CN is then given by:

$$L_{CN} = 2 \times (d_c - 2) + 3 + n_{op} - n_m$$

**VI. PERFORMANCE AND COMPLEXITY**

**A. Decoding throughput**

We consider a GF order of $q = 64$ for the implementation of the NB-LDPC decoder. The following code lengths and rates are chosen for the decoder synthesis:

- $N = 192$ symbols, $R = 2/3$, $d_c = 6$
- $N = 48$ symbols, $R = 1/2$, $d_c = 4$
- $N = 72$ symbols, $R = 1/2$, $d_c = 4$

The decoding throughput of the architecture (in bits per second) is

$$D = \frac{N \times R \times m}{L_{dec}} \times F_{clock}$$

where $L_{dec}$ is the number of cycles to decode a frame (see equation (10)) and $F_{clock}$ is the clock frequency. For example, for $N = 192$ symbols, $R = 2/3$ and $d_c = 6$ with $n_m = 12$, $n_{op} = 13$, $m = 6$ and $d_c = 6$, the latency values for the CN and VN processing are $L_{CN} = 12$ and $L_{VN} = 25$ clock cycles.

The delay is $\Delta = 31$ clock cycles, which constitutes a maximum decoding latency of $L_{dec} = n_{op} \times M \times 31 + 37$ clock cycles to decode a frame and $D = 2.95$ Mbps. Note that $D$ is the maximum decoding throughput assuming that there is a ping-pong input and output RAM to avoid idle times between the input loading of a new codeword and the output of a decoded one.

The serial architecture has been synthesized on a Xilinx Virtex-4 XC4VLX200 FPGA. Table II presents the synthesis results for three different frame lengths and code rates considering 8 decoding iterations and 6-bit quantization for input data (intrinsic LLR) as well as for the check-to-variable and variable-to-check messages. The proposed architecture can be easily adapted for any quasi-cyclic ultra-sparse (i.e., $d_c = 2$) GF($q$)-LDPC code.

**B. Emulation results**

To obtain performance curves in record time we have implemented the complete digital communication chain on an FPGA device. For this, the hardware description of the

7these synthesis results do not include the ping-pong input and output RAM
different parts of the digital communication chain is required, namely the source, the encoder, the channel and the decoder. The source generates random bits that are encoded, BPSK modulated, affected by an Additive White Gaussian Noise (AWGN), then demodulated and decoded. To emulate the effect of AWGN in the baseband channel, we consider the Hardware Discrete Channel Emulator as in [46]. We use the Xilinx ML507 FPGA DevKit which contains a Virtex5. The PowerPC processor is available as hardcore IP in the FPGA and can be used for software development. For practical purposes, we developed a Human Machine Interface (HMI) for the control of the emulation chain and the generation of performance curves. This HMI consists of a web server/FTP and its main advantage is being multiplatform, i.e. all the control can be done through a web server. More details about the emulator platform can be found in [47].

Table III summarises the post-synthesis area results. LDPC-IP stands for the digital communication chain including the NB-LDPC decoder. The PowerPC is mainly implemented as hardcore IP, which explains that its cells requirement is negligible. The digital chain is a multi-cadenced system, where the LDPC-IP block is cadenced at a frequency of 50 MHz.\(^8\)

We compared emulation and software throughputs for different scenarios (i.e. different code rates and frame lengths). The speedup factor between software simulation \(^9\) and hardware emulation was greater than 100 for all cases. The performance results obtained with the hardware emulator platform were compared to the EMS and BP simulation results. The number of iterations for the BP was fixed to 100. Figure 12 considers a frame length of \(N = 192\) symbols and a code rate \(R = 2/3\).

\(^8\)Note that the maximum frequency of the LDPC-IP block is of 65MHz. However, we select a frequency of 50 MHz because it is faster for design tools to find a place-and-route solution for a system with lower frequency constraints

\(^9\)performed on an Intel Bi-Quad 8× 2 GHz processor with 24 Go RAM and 6144 Mo Cache

---

**TABLE II**

<table>
<thead>
<tr>
<th>N = 48, R = 1/2</th>
<th>N = 72, R = 1/2</th>
<th>N = 192, R = 2/3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Slices</td>
<td>8/2 (9%)</td>
<td>92/7 (10%)</td>
</tr>
<tr>
<td>Slices FF/Flops</td>
<td>63/30</td>
<td>65/30</td>
</tr>
<tr>
<td>Slices LUT</td>
<td>159/6 (8%)</td>
<td>168/94 (9%)</td>
</tr>
<tr>
<td>FIFO/ROMB16s</td>
<td>4 (1%)</td>
<td>4 (1%)</td>
</tr>
<tr>
<td>Maximum</td>
<td>64.15</td>
<td>62.53</td>
</tr>
<tr>
<td>frequency (MHz)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Throughput</td>
<td>1.77</td>
<td>1.73</td>
</tr>
</tbody>
</table>

**TABLE III**

<table>
<thead>
<tr>
<th>Resources</th>
<th>Slice Registers</th>
<th>Slice LUTs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Virtex5 FX70T</td>
<td>44800 (100%)</td>
<td>44800 (100%)</td>
</tr>
<tr>
<td>PowerPC</td>
<td>440 (0%)</td>
<td>2 (0%)</td>
</tr>
<tr>
<td>PowerPC DDR2 Memory Controller</td>
<td>2300 (5%)</td>
<td>1755 (4%)</td>
</tr>
<tr>
<td>LDPC-IP</td>
<td>8615 (19%)</td>
<td>14134 (32%)</td>
</tr>
</tbody>
</table>

---

Fig. 12. Performance curves obtained with software simulation and hardware emulation for a GF(64)-LPDC code; \(N = 192\) symbols, \(R = 2/3\). The number of iterations for the BP is fixed to 100.

Fig. 13. Performance curves obtained with software simulation and hardware emulation for a GF(64)-LPDC code; \(N = 48\) symbols, \(R = 1/2\). The number of iterations for the BP is fixed to 100.

Fig. 14. Performance curves obtained with software simulation and hardware emulation for a GF(64)-LPDC code; \(N = 72\) symbols, \(R = 1/2\). The number of iterations for the BP is fixed to 100.
The curves show the good agreement between simulation and emulation results. Also, a gain of about 0.5 dB can be obtained when increasing the number of iterations from 8 to 20. The emulation results show that no error floor appears (up to a FER of $10^{-7}$). Note that the performance of the implemented decoder is at less than 0.5 dB of the BP performance.

Figure 13 and Figure 14 consider $R = 1/2$ with $N = 48$ and $N = 72$ symbols, respectively. They both confirm the good agreement between emulation and simulation, and show that the performance of the implemented decoder is at less than 0.7 dB of the BP performance. The decoder generalization for different frame lengths and code rates is also validated.

### C. Comparison with other NB-LDPC decoder implementations

Table IV summarizes the comparison of the synthesis results presented in [23] [26] [27] and our approach. Note that the GF order ($q$) and the decoding algorithm is not the same for each implementation, so the comparison is quite approximative but allows us to place our work in the state-of-the-art of NB-LDPC decoder implementations. In a general way, as we consider $q = 64$, complexity increase and significant performance gain are expected compared to [23], where $q = 8$, and [26] [27], where $q = 32$. The best speed-over-area ratio is presented by the 31-parallel ASIC implementation in [27], where the authors propose a trellis-Min-max algorithm for the CN processing. However, a performance loss of about 0.1 dB is to be expected, compared to $n_{EM} = 16$-EMS decoding \(^{10}\).

The serial implementation in [23] considers $q = 8$ and results in a 1-Mbps throughput and a synthesis on a Virtex2P device that consumes 4660 slices. This area is considered as a reference for the normalized area comparison in Table IV. Considering BP decoding, the GF(64) decoder would lead to an increase of complexity from $q_{[23]} = 8^2 = 64$ to $q_{[our work]} = 64^2 = 4096$ (i.e. a factor of 64). However, as we consider the EMS algorithm (with $n_{m} = 12$) the area is increased by only a factor 4 for the serial GF(64) decoder and the performance is at less than 0.5 dB of the BP performance for $N = 192$.

Note that the speed/area parameter is around 1 for [23][26] and 0.74 for our design. As [23] and [26] consider GF orders of 8 and 32, respectively, while our work considers $q = 64$, this comparison shows the interest of our work in terms of performance/area/throughput trade-off. Moreover, the reduced area required for serial architecture suggests that more complex semi-parallel architecture can be implemented, increasing the throughput of the decoding algorithm. Also, some effort should be dedicated to increase the maximum frequency of the design, knowing that the critical path is at the ECN.

While revising our paper, the work of [28] was published. There are many similarities between this work and ours: [28] uses the Bubble Check algorithm with the forward-backward implementation and both papers use a reduced-complexity VN processor. However, there are many significant differences: 1) in [28], the CN architecture is based on the Bubble-Check algorithm while our CN architecture is based on the more efficient and simplified algorithm called L-Bubble Check; 2) [28] proposes an interesting pre-fetching technique that permits to reduce the critical path of the Bubble Check; 3) the VN architecture in [28] is characterised by the use of the first $L_{S-VN}$ values of the Intrinsic message ($L_{S-VN} \leq n_{m}$) for both computation of V2C messages and decision making. However, in our work, the VN architecture uses all the 64 intrinsic values for the computation of the V2C message and only the first 3 values for the decision making. In terms of complexity, similar results are obtained for a rate-1/2 NB-LDPC decoder \(^{11}\). The (960,480) NB-LDPC decoder implemented in [28] consumes 12444 slice registers, 15099 slice LUTs and operates at 100 MHz with a decoding throughput of 2.44 Mbit/s. A performance degradation of 0.5 dB is obtained compared to the BP algorithm at a FER of $10^{-4}$, $n_{m} = 12$ and $n_{it} = 10$. In our implementation, the (72,36) NB-LDPC \(^{12}\) consumes 6530 slice registers, 15906 slice LUTs and operates at 62 MHz with a decoding throughput of 1.73 Mbit/s. The same performance degradation of 0.5 dB is obtained with $n_{m} = 12$ and $n_{it} = 8$.

### D. Toward decoding of NB-LDPC of high field order

Table V summarizes complexity of the main components as a function of $m$ in the proposed architecture. Note that the Flag memory is the only component that has a size scaling with $q = 2^m$. As mentioned in section IV-B, this Flag memory allows to determine if a given intrinsic message $\lambda(l)^{GF}$ belongs to the received $C2V^{GF}$ messages (refer to section IV-B). This task can also be done using an associated memory of $n_{m}$ words of size $m$. If we do so, all the elements in the architecture scale with $m$, i.e., $log_2(q)$, except for the GF multiplier that scales in $m^2$ but represents a small part of the overall decoder. In other words, doubling the size of the field order would only have a small impact on the architectural cost. Thus, the use of CAM for the Flag memories opens the way to efficient decoding of high-order NB-LDPC codes, such as GF(256) or even higher.

\(^{11}\)The implementation of a rate-2/3 decoder is not considered in [28]

\(^{12}\)Note that the size of the codeword does not have any impact on the processing hardware but only on the memory size.
TABLE V

<table>
<thead>
<tr>
<th>Component</th>
<th>Complexity</th>
<th>Number of clock cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>IGM (Variable Node)</td>
<td>$m$ PE (see [32])</td>
<td>$m$</td>
</tr>
<tr>
<td>$\Delta$</td>
<td>$m$</td>
<td></td>
</tr>
<tr>
<td>eLLR (in VN)</td>
<td>$q = 2^m$</td>
<td>$1$</td>
</tr>
<tr>
<td>U, V memories (in CN)</td>
<td>word size $n_m + m$</td>
<td>$1$</td>
</tr>
<tr>
<td>GF multiplier</td>
<td>$m^2$</td>
<td>$4$</td>
</tr>
<tr>
<td>RAM $\gamma$</td>
<td>$\frac{m^2 \times m}{2}$ words</td>
<td>$1$</td>
</tr>
<tr>
<td>RAM V2C</td>
<td>word size of $n_m + m$</td>
<td>$1$</td>
</tr>
</tbody>
</table>

VII. CONCLUSION

This paper is dedicated to the architecture design of a GF(64) NB-LDPC decoder based on a simplified version of the EMS algorithm. Particular attention was given to NB LLR generation, VN update, codeword decision and reduced-complexity CN processing. For a frame length of 192 symbols, the FPGA-based decoder implementation consumes 19 Kslices on a Virtex 4 device and operates at 2.95 Mbps for 8 decoding iterations. The implementation is also generalized for other code rates and lengths and, in all cases, the hardware performance is at less than 0.7 dB of the BP decoding performance. The integration of the decoder in a hardware emulator platform provided emulation results showing that no error floor appears up to a FER of $10^{-7}$. A general comparison of our synthesis results with the existing works shows the interesting performance/area/throughput trade-off of our design. Moreover, as highlighted in the previous section, replacing the Flag memory in the VN by a CAM of size $n_m$, makes that the architecture complexity scales in $n_m \times m$, (with $q = 2^m$). In other words, decoding very high-order field NB-LDPC codes, such as GF(256) or even GF(4096), is feasible with the proposed architecture.

From this work we can draw important conclusions about the implementation of EMS-like algorithms for NB-LDPC. First, the design of the VN is as complex as the design of the CN, even if most of the papers in the literature focus on the CN implementation which is considered as the bottleneck of the decoder. Note that the high complexity of the VN is due to the use of ordinate lists to represent the messages, which constitutes a high overhead cost. Second, many computations in the CN are useless: among the $d_c \times n_m$ inputs, less than $3 \times n_m$ are used in the output. Thanks to this point, it should be possible to decrease the number of computations in the CN to generate an output. To conclude, efficient decoding of NB-LDPC is still an open field. Other techniques should be invented to represent messages and/or to process parity-checks and variable updates.

ACKNOWLEDGMENT

This work is supported by INFSO-ICT-216203 DAVINCI “Design And Versatile Implementation of Non-binary wireless Communications based on Innovative LDPC Code” (www.ict-davinci-codes.eu) funded by the European Commission under the Seventh Framework Program (FP7). The work has been done using also resources of the CPER PALMYRE II, with FEDER and the Brittany region fundings. The authors would also like to thank Dr. Yvan Eustache for synthesis and emulation results.

REFERENCES


