Formal Verification of Hardware Synthesis

Thomas Braibant 1, * Adam Chlipala 2, *
* Corresponding author
2 PLV
CSAIL - Computer Science and Artificial Intelligence Laboratory [Cambridge]
Abstract : We report on the implementation of a certified compiler for a high-level hardware description language (HDL) called Fe-Si (FEatherweight SynthesIs). Fe-Si is a simplified version of Bluespec, an HDL based on a notion of guarded atomic actions. Fe-Si is defined as a dependently typed deep embedding in Coq. The target language of the compiler corresponds to a synthesisable subset of Verilog or VHDL. A key aspect of our approach is that input programs to the compiler can be defined and proved correct inside Coq. Then, we use extraction and a Verilog back-end (written in OCaml) to get a certified version of a hardware design.
Document type :
Conference papers
Liste complète des métadonnées

Cited literature [24 references]  Display  Hide  Download

https://hal.archives-ouvertes.fr/hal-00776876
Contributor : Thomas Braibant <>
Submitted on : Sunday, January 20, 2013 - 9:42:36 PM
Last modification on : Friday, May 25, 2018 - 12:02:07 PM
Document(s) archivé(s) le : Sunday, April 21, 2013 - 2:20:09 AM

Files

main.pdf
Files produced by the author(s)

Identifiers

Collections

Citation

Thomas Braibant, Adam Chlipala. Formal Verification of Hardware Synthesis. Computer Aided Verification - 25th International Conference, Jul 2013, Saint Petersburg, Russia. pp.213-228, ⟨10.1007/978-3-642-39799-8_14⟩. ⟨hal-00776876⟩

Share

Metrics

Record views

295

Files downloads

286