G. E. Blelloch, Prefix sums and their applications, Synthesis of Parallel Algorithms, 1990.

M. M. Chakravarty, R. Leshchinskiy, S. P. Jones, G. Keller, and S. Marlow, Data parallel Haskell, Proceedings of the 2007 workshop on Declarative aspects of multicore architectures , DAMP '07, pp.10-18
DOI : 10.1145/1248648.1248652

S. Collange, M. Daumas, and D. Defour, Graphic processors to speedup simulations for the design of high performance solar receptors, Application-specific Systems, Architectures and Processors, 2007. ASAP. IEEE International Conf. on, pp.377-382, 2007.
URL : https://hal.archives-ouvertes.fr/hal-00135126

Y. S. Deng, B. D. Wang, and S. Mu, Taming irregular EDA applications on GPUs, Proceedings of the 2009 International Conference on Computer-Aided Design, ICCAD '09, pp.539-546, 2009.
DOI : 10.1145/1687399.1687501

W. M. Fitch, Toward Defining the Course of Evolution: Minimum Change for a Specific Tree Topology, Systematic Biology, vol.20, issue.4, pp.406-416, 1971.
DOI : 10.1093/sysbio/20.4.406

P. Harish and P. J. Narayanan, Accelerating Large Graph Algorithms on the GPU Using CUDA, Proceedings of the 14th international conference on High performance computing, HiPC'07, pp.197-208, 2007.
DOI : 10.1007/978-3-540-77220-0_21

M. Harris and M. Garland, GPU Computing Gems Jade Edition, 1st Edition, chapter Optimizing Parallel Prefix Operations for the Fermi Architecture, 2011.

K. Hawick, A. Leist, and D. Playne, Parallel graph component labelling with GPUs and CUDA, Parallel Computing, vol.36, issue.12, pp.655-678
DOI : 10.1016/j.parco.2010.07.002

M. Hussein, A. Varshney, and L. S. Davis, On implementing graph cuts on cuda, First Workshop on General Purpose Processing on Graphics Processing Units, 2007.

C. Leiserson and B. M. Maggs, Communication-efficient parallel algorithms for distributed random-access machines, Algorithmica, vol.11, issue.2, pp.53-77, 1988.
DOI : 10.1007/BF01762110

L. Luo, M. Wong, and W. Hwu, An effective GPU implementation of breadth-first search, Proceedings of the 47th Design Automation Conference on, DAC '10, pp.52-55, 2010.
DOI : 10.1145/1837274.1837289

D. Merrill, M. Garland, and A. Grimshaw, Scalable GPU graph traversal, ACM SIGPLAN Notices, vol.47, issue.8, pp.117-128, 2012.
DOI : 10.1145/2370036.2145832

G. L. Miller and J. H. Reif, Parallel tree contraction and its application, 26th Annual Symposium on Foundations of Computer Science (sfcs 1985), pp.478-489, 1985.
DOI : 10.1109/SFCS.1985.43

T. Ogita, S. M. Rump, and S. Oishi, Accurate Sum and Dot Product, SIAM Journal on Scientific Computing, vol.26, issue.6, 2005.
DOI : 10.1137/030601818
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.2.1547

D. Sankoff, Minimal Mutation Trees of Sequences, SIAM Journal on Applied Mathematics, vol.28, issue.1, pp.35-42, 1975.
DOI : 10.1137/0128004

S. Sengupta, M. Harris, Y. Zhang, and J. D. Owens, Scan primitives for gpu computing, Proceedings of the 22nd ACM SIG- GRAPH/EUROGRAPHICS symposium on Graphics hardware, GH '07, pp.97-106

D. Shirmohammadi, H. Hong, A. Semlyen, and G. Luo, A compensation-based power flow method for weakly meshed distribution and transmission networks, IEEE Transactions on Power Systems, vol.3, issue.2, pp.753-762, 1988.
DOI : 10.1109/59.192932

R. E. Tarjan and U. Vishkin, Finding biconnected componemts and computing tree functions in logarithmic parallel time, 25th Annual Symposium onFoundations of Computer Science, 1984., pp.12-20, 1984.
DOI : 10.1109/SFCS.1984.715896

Z. Wei and J. Jaja, OPTIMIZATION OF LINKED LIST PREFIX COMPUTATIONS ON MULTITHREADED GPUS USING CUDA, Parallel Distributed Processing (IPDPS), 2010 IEEE International Symposium on, pp.1-8, 2010.
DOI : 10.1142/S0129626412500120