Generation of Efficient High-Level Hardware Code from Dataflow Programs

Abstract : High-level synthesis (HLS) aims at reducing the time-to-market by providing an automated design process that interprets and compiles high-level abstraction programs into hardware. However, HLS tools still face limitations regarding the performance of the generated code, due to the difficulties of compiling input imperative languages into efficient hardware code. Moreover the hardware code generated by the HLS tools is usually target-dependant and at a low level of abstraction (i.e. gate-level). A generated code at a high-level of abstraction (i.e. chip-level) is better suited to the needs of systems' architects because they can understand and control all of the design processes. We propose in this paper a new approach to HLS to generate efficient, high-level hardware code from Dataflow Programs. Implementation results (from two dynamic dataflow programs) on Xilinx, Altera and Latice FPGAs and on ASIC targeting 90nm CMOS technology are also presented.
Type de document :
Communication dans un congrès
Design, Automation and test in Europe (DATE), Mar 2012, Dresden, Germany. pp.NC, 2012
Liste complète des métadonnées

Littérature citée [14 références]  Voir  Masquer  Télécharger

https://hal.archives-ouvertes.fr/hal-00763804
Contributeur : Jean François Nezan <>
Soumis le : mardi 11 décembre 2012 - 20:45:10
Dernière modification le : mercredi 22 mars 2017 - 09:27:19
Document(s) archivé(s) le : mardi 12 mars 2013 - 10:25:22

Fichier

2012_Date_siret.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

  • HAL Id : hal-00763804, version 1

Citation

Nicolas Siret, Matthieu Wipliez, Jean François Nezan, Francesca Palumbo. Generation of Efficient High-Level Hardware Code from Dataflow Programs. Design, Automation and test in Europe (DATE), Mar 2012, Dresden, Germany. pp.NC, 2012. 〈hal-00763804〉

Partager

Métriques

Consultations de
la notice

417

Téléchargements du document

183