Parallelization Schemes for Memory Optimization on the Cell Processor: A Case Study on the Harris Corner Detector

Tarik Saidani (1) , Lionel Lacassagne (1) , Joel Falcou (1) , Claude Tadonki (1)

1 IEF - Institut d'électronique fondamentale

The Cell processor is a typical example of a heterogeneous multiprocessor on-chip architecture that uses several levels of parallelism to deliver high performance. Reducing the gap between peak performance and effective performance is the challenge for software tool developers and the application developers. Image processing and media applications are typical "main stream" applications. We use the Harris algorithm for the detection of interest points in an image as a benchmark to compare the performance of several parallel schemes on a Cell processor. The impact of the DMA controlled data transfers and the synchronizations between SPEs explains the differences between the performance of the different parallelization schemes. The scalability of the architecture is modeled and evaluated.

Domaines: Calcul parallèle, distribué et partagé [cs.DC]

Tarik Saidani, Lionel Lacassagne, Joel Falcou, Claude Tadonki. Parallelization Schemes for Memory Optimization on the Cell Processor: A Case Study on the Harris Corner Detector. Transactions on High-Performance Embedded Architectures and Compilers III, 2011, Vol. 3, pp 177-200. ⟨10.1007/978-3-642-19448-1_10⟩. ⟨hal-00753708⟩