D. Lim, Extracting Secret Keys from Integrated Circuits, 2004.

M. Majzoobi, F. Koushanfar, and M. Potkonjak, Testing Techniques for Hardware Security, 2008 IEEE International Test Conference, pp.1-10, 2008.
DOI : 10.1109/TEST.2008.4700636

U. Rührmair, F. S. Sölter, G. Dror, S. Devadas, and J. Schmidhuber, Modeling attacks on physical unclonable functions, Proceedings of the 17th ACM conference on Computer and communications security, CCS '10, pp.237-249, 2010.

S. Ravikanth and . Pappu, Physical One-Way Functions, 2001.

P. Tuyls, B. Skoric, and T. Kevenaar, Security with Noisy Data: Private Biometrics, Secure Key Storage and Anti-Counterfeiting, 2007.
DOI : 10.1007/978-1-84628-984-2

B. Gassend, D. E. Clarke, M. Van-dijk, and S. Devadas, Silicon physical random functions, Proceedings of the 9th ACM conference on Computer and communications security , CCS '02, pp.148-160, 2002.
DOI : 10.1145/586110.586132

G. , E. Suh, and S. Devadas, Physical unclonable functions for device authentication and secret key generation, DAC, pp.9-14, 2007.

M. Majzoobi, F. Koushanfar, and M. Potkonjak, Lightweight secure PUFs, 2008 IEEE/ACM International Conference on Computer-Aided Design, pp.670-673, 2008.
DOI : 10.1109/ICCAD.2008.4681648

D. Suzuki and K. Shimizu, The Glitch PUF: A New Delay-PUF Architecture Exploiting Glitch Shapes, CHES, pp.366-382, 2010.
DOI : 10.1007/978-3-642-15031-9_25

J. Guajardo, S. S. Kumar, G. J. Schrijen, and P. Tuyls, FPGA Intrinsic PUFs and Their Use for IP Protection, CHES, Lecture Notes in Computer Science, pp.63-80, 2007.
DOI : 10.1007/978-3-540-74735-2_5

S. Sandeep, J. Kumar, R. Guajardo, G. J. Maes, P. Schrijen et al., The Butterfly PUF: Protecting IP on every FPGA, pp.67-70, 2008.

B. Gassend, D. Clarke, M. Van-dijk, and S. Devadas, Controlled physical random functions, Computer Security Applications Conference Proceedings. 18th Annual, pp.149-160, 2002.

D. Merli, D. Schuster, F. Stumpf, and G. Sigl, Semiinvasive EM attack on FPGA RO PUFs and countermeasures, Proceedings of the Workshop on Embedded Systems Security, pp.1-2, 2011.
DOI : 10.1145/2072274.2072276

M. Majzoobi, F. Koushanfar, and S. Devadas, FPGA PUF using programmable delay lines, 2010 IEEE International Workshop on Information Forensics and Security, pp.1-6, 2010.
DOI : 10.1109/WIFS.2010.5711471

Y. Hori, T. Yoshida, T. Katashita, and A. Satoh, Quantitative and Statistical Performance Evaluation of Arbiter Physical Unclonable Functions on FPGAs, 2010 International Conference on Reconfigurable Computing and FPGAs, pp.298-303, 2010.
DOI : 10.1109/ReConFig.2010.24

Z. Cherif, J. Danger, and L. Bossuet, Performance evaluation of physically unclonable function by delay statistics, NEWCAS, 2011.

Y. Dodis, R. Ostrovsky, L. Reyzin, and A. Smith, Fuzzy Extractors: How to Generate Strong Keys from Biometrics and Other Noisy Data, SIAM Journal on Computing, vol.38, issue.1, pp.97-139, 2008.
DOI : 10.1137/060651380