M. Dessouky and M. Louerat, A layout approach for electrical and physical design integration of high-performance analog circuits, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525), p.291, 2000.
DOI : 10.1109/ISQED.2000.838885

M. Lourat, A. M. Greiner, A. Dessouky, and . Kaiser, Analog design for reuse -case study: very low-voltage sigma-delta modulator, Proceedings of the conference on Design, automation and test in Europe, pp.353-360, 2001.

B. Razavi, Design of Analog CMOS Integrated Circuits, 2000.

W. Goh and K. Yeo, A comprehensive geometrical and biasing analysis for latchup in 0.18-??m CoSi2 STI CMOS structure, Solid-State Electronics, vol.48, issue.12, pp.2109-2114, 2004.
DOI : 10.1016/j.sse.2004.02.024

S. Lazuardi, W. Peng, K. C. Leong, L. Chan, W. L. Goh et al., Latchup characterization of 0.18-micron sti cobalt silicided test structures, Microelectronics Journal, vol.32, pp.725-731, 2001.

R. and J. Baker, CMOS: circuit design, layout, and simulation
DOI : 10.1002/9780470891179