L. Lewyn and N. Williams, Is a New Paradigm for Nanoscale Analog CMOS Design Needed?, Proceedings of the IEEE, pp.3-6, 2011.
DOI : 10.1109/JPROC.2010.2083810

E. Yimaz and G. Dundar, Analog Layout Generator for CMOS Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.28, issue.1, pp.32-45, 2009.
DOI : 10.1109/TCAD.2008.2009137

R. Castro-lopez, O. Guerra, E. Roca, and F. Fernandez, An Integrated Layout-Synthesis Approach for Analog ICs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.27, issue.7, pp.1179-1189, 2008.
DOI : 10.1109/TCAD.2008.923417

M. Ranjan, W. Verhaegen, A. Agarwal, H. Sampath, R. Vemuri et al., Fast, layout-inclusive analog circuit synthesis using pre-compiled parasitic-aware symbolic performance models, Proceedings Design, Automation and Test in Europe Conference and Exhibition, pp.604-609, 2004.
DOI : 10.1109/DATE.2004.1268911

. Tang and D. Zhang, Layout-Aware Analog System Synthesis Based on Symbolic Layout Description and Combined Block Parameter Exploration, Placement and Global Routing, IEEE Symposium on VLSI, 2003.

G. Van-der-plas, G. Debyser, F. Leyn, K. Lampaert, J. Vandenbussche et al., AMGIE-A synthesis environment for CMOS analog integrated circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.20, issue.9, pp.1037-1058, 2001.
DOI : 10.1109/43.945301

R. Naiknaware and T. Fiez, Automated hierarchical CMOS analog circuit stack generation with intramodule connectivity and matching considerations, IEEE J. of Solid-State Circuits, vol.34, issue.3, pp.304-317, 1999.

A. Savio, L. Colalongo, M. Quarantelli, and Z. M. Kovacs-vajna, Automatic Scaling Procedures for Analog Design Reuse, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.53, issue.12, pp.2539-2547, 2006.
DOI : 10.1109/TCSI.2006.883849

T. Levi, N. Lewis, J. Tomas, and P. Fouillat, Scaling Rules For Mos Analog Design Reuse, Proceedings of the International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006., pp.378-382, 2006.
DOI : 10.1109/MIXDES.2006.1706603

URL : https://hal.archives-ouvertes.fr/hal-00181379

S. Hammouda, H. Said, M. Dessouky, M. Tawfik, Q. Nguyen et al., Chameleon ART, Proceedings of the 43rd annual conference on Design automation , DAC '06, pp.885-888, 2006.
DOI : 10.1145/1146909.1147134

J. Bhattacharya and S. Hartono, Correct-by-construction layout-centric retargeting of large analog designs, Proceedings of the 41st annual conference on Design automation , DAC '04, pp.139-144, 2004.
DOI : 10.1145/996566.996609

C. Galup-montoro, M. C. Schneider, and R. Coitinho, Resizing rules for MOS analog-design reuse, IEEE Design & Test of Computers, vol.19, issue.2, pp.50-58, 2002.
DOI : 10.1109/54.990442

K. Francken and G. Gielen, Methodology for analog technology porting including performance tuning, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349), pp.415-418, 1999.
DOI : 10.1109/ISCAS.1999.777895

A. Isabela, A. Cunha, M. C. Schneider, and C. Galup-montoro, A Transistor Model for Analog Circuit Design, pp.1510-1519, 1998.

D. Binkley, Tradeoffs and Optimization in Analog CMOS Design, 2008.

W. Liu, MOSFET Models for SPICE Simulation including BSIM3v3 and BSIM4, 2001.
DOI : 10.1109/9780470547182

C. C. Enz and E. A. Vittoz, Charge-Based MOS Transistor Modeling: The EKV Model for Low-Power and RF IC Design, 2006.
DOI : 10.1002/0470855460

T. Massier, H. Graeb, and U. Schlichtmann, The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.27, issue.12, pp.2209-2222, 2008.
DOI : 10.1109/TCAD.2008.2006143

F. Javid, R. Iskander, and M. Louërat, Simulation-based hierarchical sizing and biasing of analog firm IPs, 2009 IEEE Behavioral Modeling and Simulation Workshop, pp.43-48, 2009.
DOI : 10.1109/BMAS.2009.5338891

URL : https://hal.archives-ouvertes.fr/hal-01295108