B. Vasic and S. K. Chilappagari, An information theoretical framework for analysis and design of nanoscale fault-tolerant memories based on low-density parity-check codes Circuits and Systems I: Regular Papers, IEEE Transactions on, vol.54, issue.11, pp.2438-2446, 2007.

R. Gallager, Low-density parity-check codes, IEEE Transactions on Information Theory, vol.8, issue.1, 1963.
DOI : 10.1109/TIT.1962.1057683

C. Winstead and S. Howard, A Probabilistic LDPC-Coded Fault Compensation Technique for Reliable Nanoscale Computing, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.56, issue.6, pp.484-488, 2009.
DOI : 10.1109/TCSII.2009.2020946

C. Winstead, Y. Luo, E. Monzon, and A. Tejeda, An Error Correction Method for Binary and Multiple-Valued Logic, 2011 41st IEEE International Symposium on Multiple-Valued Logic, pp.105-110, 2011.
DOI : 10.1109/ISMVL.2011.52

R. E. Lyons and W. Vanderkulk, The Use of Triple-Modular Redundancy to Improve Computer Reliability, IBM Journal of Research and Development, vol.6, issue.2, pp.200-209, 1962.
DOI : 10.1147/rd.62.0200

Y. Tang, C. Winstead, E. Boutillon, C. Jégo, and M. Jézéquel, An LDPC decoding method for fault-tolerant digital logic, 2012 IEEE International Symposium on Circuits and Systems, 2012.
DOI : 10.1109/ISCAS.2012.6271956
URL : https://hal.archives-ouvertes.fr/hal-00731053

F. R. Kschischang, B. J. Frey, and H. Loeliger, Factor graphs and the sum-product algorithm, IEEE Transactions on Information Theory, vol.47, issue.2, pp.498-519, 2001.
DOI : 10.1109/18.910572

T. J. Richardson and R. L. Urbanke, The capacity of low-density paritycheck codes under message-passing decoding, IEEE Transactions on Information Theory, vol.42, issue.2, pp.599-618, 2001.

V. C. Gaudet and A. Rapley, Iterative decoding using stochastic computation, Electronics Letters, vol.39, issue.3, pp.299-301, 2003.
DOI : 10.1049/el:20030217

C. Winstead, V. C. Gaudet, A. Rapley, and C. Schlegel, Stocahstic iterative decoders, Proc. IEEE International Symposium on Information Theory (ISIT), 2005.

D. E. Muller and W. S. Bertky, A theory of asynchronous circuits, Proc. International Symposium on the Theory of Switching, pp.204-243, 1959.

C. Winstead, C-element multiplexing for fault-tolerant logic circuits, Electronics Letters, vol.45, issue.19, pp.969-970, 2009.
DOI : 10.1049/el.2009.1073

C. Winstead and M. Hamoui, Reducing clock jitter by using Muller-C elements, Electronics Letters, vol.45, issue.3, pp.150-151, 2009.
DOI : 10.1049/el:20093196

W. Rao, A. Orailoglu, and R. Karri, Logic Mapping in Crossbar-Based Nanoarchitectures, IEEE Design & Test of Computers, vol.26, issue.1, pp.68-77, 2009.
DOI : 10.1109/MDT.2009.14