B. Bailey, G. Martin, and A. Piziali, ESL Design and Verification: A Prescription for Electronic System-Level Methodology,T h e Morgan Kaufmann Series in Systems on Silicon, 2007.

F. Plavec, Z. Vranesic, and S. Brown, Towards compilation of streaming programs into FPGA hardware, 2008 Forum on Specification, Verification and Design Languages, pp.67-72, 2008.
DOI : 10.1109/FDL.2008.4641423

T. M. Bhatt and D. Mccain, Matlab as a development environment for FPGA design, Proceedings of the 42nd annual conference on Design automation , DAC '05, 2005.
DOI : 10.1145/1065579.1065737

P. Coussy, D. D. Gajski, M. Meredith, and A. Takach, An Introduction to High-Level Synthesis, IEEE Design & Test of Computers, vol.26, issue.4, pp.8-17, 2009.
DOI : 10.1109/MDT.2009.69

URL : https://hal.archives-ouvertes.fr/hal-00447325

P. Coussy, C. Chavet, P. Bomel, D. Heller, E. Senn et al., GAUT: A High-Level Synthesis Tool for DSP Applications, High-Level Synthesis: From Algorithm to Digital Circuits, 2008.
DOI : 10.1007/978-1-4020-8588-8_9

URL : https://hal.archives-ouvertes.fr/hal-00489794

C. B-r-o-o-k-s, E. L-e-e, X. L-i-u, and S. , N e u e n d o r e r ,a n dY HZ: PtolemyII?heterogeneous concurrent modeling and design in Java, 2004.

E. A. Lee and T. M. Parks, Dataow process networks, Proceedings of the IEEE, 1995.

G. Kahn, Proceedings of the IFIP Congress The Semantics of a Simple Language for Parallel Programming, pp.471-475, 1974.

M. Mattavelli, I. Amer, and M. Raulet, The Reconfigurable Video Coding Standard [Standards in a Nutshell, IEEE Signal Processing Magazine, vol.27, issue.3, pp.159-167, 2010.
DOI : 10.1109/MSP.2010.936032

URL : https://hal.archives-ouvertes.fr/hal-00488661

K. Jerbi, M. Wipliez, M. Raulet, M. Babel, O. Deforges et al., Automatic method for efficient hardware implementation from rvc-cal dataflow: a lar coder baseline case study, Journal Of Convergence, vol.1, issue.8592, 2010.
URL : https://hal.archives-ouvertes.fr/hal-00546742

K. Jerbi, M. Raulet, O. Deforges, and M. Abid, Automatic generation of synthesizable hardware implementation from high level RVC-CAL design, Proceedings of the 37th International Conference on Acoustics Speech and Signal Processing (ICASSP '12), pp.1597-1600, 2012.

J. Janneck, I. Miller, D. Parlour, G. Roquier, M. Wipliez et al., Synthesizing Hardware from Dataflow Programs, Journal of Signal Processing Systems, vol.83, issue.5, pp.241-249, 2009.
DOI : 10.1007/s11265-009-0397-5

URL : https://hal.archives-ouvertes.fr/hal-00407947

M. Mattavelli, J. W. Janneck, and M. Raulet, MPEG reconfigurable video coding, Handbook of Signal Processing Systems, pp.43-67, 2010.
DOI : 10.1007/978-1-4419-6345-1_3

URL : https://hal.archives-ouvertes.fr/hal-00566149

J. W. Janneck, M. Mattavelli, M. Raulet, and M. Wipliez, Reconfigurable video coding, Proceedings of the first annual ACM SIGMM conference on Multimedia systems, MMSys '10, pp.223-234, 2010.
DOI : 10.1145/1730836.1730864

URL : https://hal.archives-ouvertes.fr/hal-00566149

S. Bhattacharyya, G. Brebner, and J. Eker, OpenDF?a dataflow toolset for reconfigurable hardware and multicore systems, 1st Swedish Workshop on MultiCore Computing (MCC '08), 2008.
URL : https://hal.archives-ouvertes.fr/hal-00398827

R. G-u, J. W. N-n-e-c-k, S. S. B-h-t, M. Wipliez, and W. Plishker, Exploring the concurrency of an MPEG RVC decoder based on dataflow program analysis, IEEE Transactions on Circuits and Systems for Video Technology, pp.1646-1657, 2009.

G. Roquier, M. Wipliez, M. Raulet, J. W. Janneck, I. D. Miller et al., Automatic software synthesis of dataflow program: An MPEG-4 simple profile decoder case study, 2008 IEEE Workshop on Signal Processing Systems, pp.281-286, 2008.
DOI : 10.1109/SIPS.2008.4671776

URL : https://hal.archives-ouvertes.fr/hal-00336516

M. Wipliez, G. Roquier, and J. F. Nezan, Software Code Generation for the RVC-CAL Language, Journal of Signal Processing Systems, vol.29, issue.12, pp.203-213, 2011.
DOI : 10.1007/s11265-009-0390-z

URL : https://hal.archives-ouvertes.fr/hal-00407950

J. Eker and J. W. Janneck, A structured description of dataflow actors and its application, 2003.

R. K. Megalingam, K. B. Venkat, S. V. Vineeth, M. Mithun, and R. Srikumar, Hardware Implementation of Low Power, High Speed DCT/IDCT Based Digital Image Watermarking, 2009 International Conference on Computer Technology and Development, pp.535-539, 2009.
DOI : 10.1109/ICCTD.2009.195

O. Déforges, M. Babel, L. Bédat, and J. Ronsin, Color LAR Codec: A Color Image Representation and Compression Scheme Based on Local Resolution Adjustment and Self-Extracting Region Representation, IEEE Transactions on Circuits and Systems for Video Technology, pp.974-987, 2007.
DOI : 10.1109/TCSVT.2007.897112

O. Deforges and M. Babel, LAR method : From algorithm to synthesis for an embedded low complexity image coder, 2008 3rd International Design and Test Workshop, pp.187-192, 2008.
DOI : 10.1109/IDT.2008.4802494

URL : https://hal.archives-ouvertes.fr/hal-00338984

J. Poncin, Utilisation de la transformation de Hadamard pour le codage et la compression de signaux d'images, Annales des Télécommunications, vol.26, issue.78, pp.235-252, 1971.

R. F. Rice, Some practical universal noiseless coding techniques, 1979.

S. W. Golomb, Run length codings, IEEE Transactions on Information Theory, vol.12, issue.7, 1966.

C. H. Chang, M. H. Chang, and W. Hwang, A flexible twolayer external memory management for H.264/AVC decoder, Inproceedings of the 20th Anniversary IEEE International SOC Conference, pp.219-222, 2007.