Automatic Generation Of Optimized And Synthesizable Hardware Implementation From High-Level Dataflow Programs

Abstract : In this paper, we introduce the Reconfigurable Video Coding (RVC) standard based on the idea that video processing algorithms can be defined as a library of components that can be updated and standardized separately. MPEG RVC framework aims at providing a unified high-level specification of current MPEG coding technologies using a dataflow language called Cal Actor Language (CAL). CAL is associated with a set of tools to design dataflow applications and to generate hardware and software implementations. Before this work, the existing CAL hardware compilers did not support high-level features of the CAL. After presenting the main notions of the RVC standard, this paper introduces an automatic transformation process that analyses the non-compliant features and makes the required changes in the intermediate representation of the compiler while keeping the same behavior. Finally, the implementation results of the transformation on video and still image decoders are summarized. We show that the obtained results can largely satisfy the real time constraints for an embedded design on FPGA as we obtain a throughput of 73 FPS for MPEG 4 decoder and 34 FPS for coding and decoding process of the LAR coder using a video of CIF image size. This work resolves the main limitation of hardware generation from CAL designs.
Type de document :
Article dans une revue
VLSI Design, Hindawi Publishing Corporation, 2012, 2012, pp.Article ID 298396. <10.1155/2012/298396>
Liste complète des métadonnées

https://hal.archives-ouvertes.fr/hal-00724403
Contributeur : Khaled Jerbi <>
Soumis le : lundi 20 août 2012 - 19:26:31
Dernière modification le : mercredi 22 mars 2017 - 09:27:33
Document(s) archivé(s) le : mercredi 21 novembre 2012 - 02:31:59

Fichier

298396.pdf
Fichiers produits par l'(les) auteur(s)

Identifiants

Citation

Khaled Jerbi, Mickaël Raulet, Olivier Déforges, Mohamed Abid. Automatic Generation Of Optimized And Synthesizable Hardware Implementation From High-Level Dataflow Programs. VLSI Design, Hindawi Publishing Corporation, 2012, 2012, pp.Article ID 298396. <10.1155/2012/298396>. <hal-00724403>

Partager

Métriques

Consultations de
la notice

278

Téléchargements du document

155