Y. Abdeddaim, E. Asarin, and O. Maler, Scheduling with timed automata, Theoretical Computer Science, vol.354, issue.2, pp.272-300, 2006.
DOI : 10.1016/j.tcs.2005.11.018
URL : https://hal.archives-ouvertes.fr/hal-00157338

D. Abhijit, A Next-Generation Design Framework for Platform-Based Design, DVCon'07. [BBB+05 MPARM: Exploring the Multiprocessor SoC Design Space with SystemC. J. VLSI Signal Processsing Systems, pp.169-182, 2005.

A. Basu, S. Bensalem, M. Bozga, B. Caillaud, B. Delahaye et al., Statistical Abstraction and Model-Checking of Large Heterogeneous Systems, FMOODS/FORTE'10, pp.32-46, 2010.
URL : https://hal.archives-ouvertes.fr/hal-01055148

A. Basu, S. Bensalem, M. Bozga, J. Combaz, M. Jaber et al., Rigorous Component-Based System Design Using the BIP Framework, IEEE Software, Special Edition ? Software Components beyond Programming ? from Routines to Services, 2011.
DOI : 10.1109/MS.2011.27
URL : https://hal.archives-ouvertes.fr/hal-00722395

P. Bourgos, A. Basu, M. Bozga, S. Bensalem, J. Sifakis et al., Rigorous system level modeling and analysis of mixed HW/SW systems, Ninth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMPCODE2011), pp.11-20, 2011.
DOI : 10.1109/MEMCOD.2011.5970506
URL : https://hal.archives-ouvertes.fr/hal-00722402

A. Basu, M. Bozga, and J. Sifakis, Modeling Heterogeneous Real-time Components in BIP, Fourth IEEE International Conference on Software Engineering and Formal Methods (SEFM'06), pp.3-12, 2006.
DOI : 10.1109/SEFM.2006.27
URL : https://hal.archives-ouvertes.fr/hal-00375298

C. Erbas, A. D. Pimentel, M. Thompson, and S. Polstra, A Framework for System-Level Modeling and Simulation of Embedded Systems Architectures, EURASIP J. Embedded Systems, pp.2-2, 2007.

R. Henia, System-Level Performance Analysis ? The SymTA/S Approach, IEEE Proceedings Computers and Digital Techniques, pp.148-166, 2005.

C. Haubelt, T. Schlichter, J. Keinert, and M. Meredith, SystemCoDesigner, Proceedings of the 45th annual conference on Design automation, DAC '08, pp.580-585, 2008.
DOI : 10.1145/1391469.1391616

G. Kahn, The Semantics of a Simple Language for Parallel Programming, Information Processing, pp.471-475, 1974.

B. Kienhuis, E. F. Deprettere, K. A. Vissers, and P. Wolf, An approach for quantitative analysis of application-specific dataflow architectures, Proceedings IEEE International Conference on Application-Specific Systems, Architectures and Processors, pp.338-349, 1997.
DOI : 10.1109/ASAP.1997.606839

S. Künzli, F. Poletti, L. Benini, and L. Thiele, Combining Simulation and Formal Methods for System-Level Performance Analysis, Proceedings of the Design Automation & Test in Europe Conference, pp.236-241, 2006.
DOI : 10.1109/DATE.2006.244109

P. Lieverse, T. Stefanov, P. Van-der-wolf, and E. Deprettere, System level design with SPADE: an M-JPEG case study, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281), pp.31-38, 2001.
DOI : 10.1109/ICCAD.2001.968594

I. Moussa, T. Grellier, and G. Nguyen, Exploring SW Performance using SoC Transaction-Level Modeling, DATE, pp.20120-20125, 2003.
DOI : 10.1007/0-306-48709-8_8

J. Mutch and D. G. Lowe, Object Class Recognition and Localization Using Sparse Features with Limited Receptive Fields, International Journal of Computer Vision, vol.5, issue.7, 2008.
DOI : 10.1007/s11263-007-0118-0
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.159.7625

M. Riesenhuber and T. Poggio, Hierarchical Models of Object Recognition in Cortex, Nature Neuroscience, 1999.

R. Salah, M. Bozga, and O. Maler, Compositional Timing Analysis, EMSOFT'09STM10] STMicroeletronics & CEA, Platform 2012: A Many-core Programmable Accelerator for Ultra-Efficient Embedded Computing in Nanometer Technology, pp.39-48, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00722516

T. Serre, L. Wolf, and T. Poggio, Object Recognition with Features Inspired by Visual Cortex, 2005 IEEE Computer Society Conference on Computer Vision and Pattern Recognition (CVPR'05), pp.29-40, 2007.
DOI : 10.1109/CVPR.2005.254
URL : http://cbcl.mit.edu/projects/cbcl/publications/ps/serre-PID73457-05.pdf

L. Thiele, S. Chakraborty, and M. Naedele, Real-time calculus for scheduling hard real-time systems, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353), pp.101-104, 2002.
DOI : 10.1109/ISCAS.2000.858698