Design for Test and Reliability in Ultimate CMOS - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2012

Design for Test and Reliability in Ultimate CMOS

Résumé

This session brings together specialists from the DfT, DfY and DfR domains that will address key problems together with their solutions for the 14nm node and beyond, dealing with extremely complex chips affected by high defect levels, unpredictable and heterogeneous timing behavior, circuit degradation over time, including extreme situations related with the ultimate CMOS nodes, where all processor nodes, routers and links of single-chip massively parallel tera-device processors could comprise timing faults (such as delay faults or clock skews); a large percentage of these parts are affected by catastrophic failures; all parts experience significant performance degradations over time; and new catastrophic failures occur at low MTBF.
Fichier non déposé

Dates et versions

hal-00688282 , version 1 (17-04-2012)

Identifiants

  • HAL Id : hal-00688282 , version 1

Citer

M. Nicolaidis, Lorena Anghel, Nacer-Eddine Zergainoh, Y. Zorian, T. Karnik, et al.. Design for Test and Reliability in Ultimate CMOS. Design, Automation and Test in Europe (DATE'12), Mar 2012, Dresden, Germany. pp.677-682. ⟨hal-00688282⟩

Collections

UGA CNRS TIMA
58 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More